没有合适的资源?快使用搜索试试~ 我知道了~
首页瑞萨RX13T MCU硬件用户手册:2021年最新版
瑞萨RX13T MCU硬件用户手册:2021年最新版
需积分: 11 5 下载量 160 浏览量
更新于2024-07-06
收藏 13.05MB PDF 举报
瑞萨RX13T用户手册是一份详尽的技术文档,专为Renesas RX13T这款32位微控制器(MCU)设计,属于RX系列中的RX100系列。该手册发布日期为2021年3月,版本为1.10,旨在提供产品及其规格的最新信息。请注意,所有内容均基于发布时的状态,Renesas Electronics Corp.保留在无通知情况下更新产品的权利。
手册的主要内容涵盖硬件设计和操作,为开发人员提供了RX13T芯片的详细描述、功能特性和接口说明,以及可能的应用示例。在使用过程中,用户应自行负责将手册中的电路、软件和相关信息应用于其产品或系统设计,因为这涉及到特定的应用环境和潜在风险。
文档中的描述和电路图仅作为示例用途,旨在帮助理解半导体产品的功能,而不是用于实际生产环境中的直接复制。用户在使用这些信息时必须承担全部责任,因为Renesas Electronics Corp.对其产生的任何损失或损害概不负责。
另外,手册还强调了版权问题,声明所有权利归Renesas Electronics Corporation所有,并提醒读者在使用前务必查阅Renesas Electronics Corp.网站(http://www.renesas.com)获取最新的产品信息和公告,以确保设计和应用的准确性和合规性。
瑞萨RX13T用户手册是开发人员在设计、集成和优化基于RX13T的解决方案时不可或缺的参考资料,它提供了深入的技术细节,但使用者必须理解和接受其中的责任条款,并始终关注最新的技术更新。
19. Multi-Function Timer Pulse Unit 3 (MTU3c) ................................................................................. 328
19.1 Overview ...........................................................................................................................................328
19.2 Register Descriptions .........................................................................................................................333
19.2.1 Timer Control Register (TCR) .................................................................................................333
19.2.2 Timer Control Register 2 (TCR2) ............................................................................................335
19.2.3 Timer Mode Register 1 (TMDR1) ............................................................................................339
19.2.4 Timer Mode Register 2 (TMDR2A) .........................................................................................341
19.2.5 Timer Mode Register 3 (TMDR3) ............................................................................................342
19.2.6 Timer I/O Control Register (TIOR) ..........................................................................................343
19.2.7 Timer Compare Match Clear Register (TCNTCMPCLR) .......................................................354
19.2.8 Timer Interrupt Enable Register (TIER) ..................................................................................355
19.2.9 Timer Status Register (TSR) ....................................................................................................358
19.2.10 Timer Buffer Operation Transfer Mode Register (TBTM) ......................................................359
19.2.11 Timer Input Capture Control Register (TICCR) ......................................................................360
19.2.12 Timer Counter (TCNT) ............................................................................................................361
19.2.13 Timer Longword Counter (TCNTLW) .....................................................................................361
19.2.14 Timer General Register (TGR) .................................................................................................362
19.2.15 Timer Longword General Registers (TGRALW, TGRBLW) ..................................................362
19.2.16 Timer Start Registers (TSTRA, TSTR) ....................................................................................363
19.2.17 Timer Synchronous Register (TSYRA) ...................................................................................365
19.2.18 Timer Counter Synchronous Start Register (TCSYSTR) .........................................................366
19.2.19 Timer Read/Write Enable Register (TRWERA) ......................................................................367
19.2.20 Timer Output Master Enable Register (TOERA) .....................................................................368
19.2.21 Timer Output Control Register 1 (TOCR1A) ...........................................................................369
19.2.22 Timer Output Control Register 2 (TOCR2A) ...........................................................................371
19.2.23 Timer Output Level Buffer Register (TOLBRA) .....................................................................374
19.2.24 Timer Gate Control Register A (TGCRA) ...............................................................................375
19.2.25 Timer Subcounter (TCNTSA) ..................................................................................................376
19.2.26 Timer Period Data Register (TCDRA) .....................................................................................376
19.2.27 Timer Period Buffer Register (TCBRA) ..................................................................................377
19.2.28 Timer Dead Time Data Register (TDDRA) .............................................................................377
19.2.29 Timer Dead Time Enable Register (TDERA) ..........................................................................378
19.2.30 Timer Buffer Transfer Set Register (TBTERA) .......................................................................379
19.2.31 Timer Waveform Control Register (TWCRA) .........................................................................380
19.2.32 Noise Filter Control Register n (NFCRn) (n = 0 to 4, C) .........................................................381
19.2.33 Noise Filter Control Register 5 (NFCR5) .................................................................................383
19.2.34 Timer A/D Conversion Start Request Control Register (TADCR) ..........................................384
19.2.35 Timer A/D Conversion Start Request Cycle Set Registers (TADCORA, TADCORB) ..........386
19.2.36 Timer A/D Conversion Start Request Cycle Set Buffer Registers
(TADCOBRA, TADCOBRB) ..................................................................................................386
19.2.37 Timer Interrupt Skipping Mode Register (TITMRA) ..............................................................387
19.2.38 Timer Interrupt Skipping Set Register 1 (TITCR1A) ..............................................................388
19.2.39 Timer Interrupt Skipping Counter 1 (TITCNT1A) ..................................................................389
19.2.40 Timer Interrupt Skipping Set Register 2 (TITCR2A) ..............................................................390
19.2.41 Timer Interrupt Skipping Counter 2 (TITCNT2A) ..................................................................391
19.2.42 A/D Conversion Start Request Select Register 0 (TADSTRGR0) ...........................................392
19.3 Operation ...........................................................................................................................................393
19.3.1 Basic Functions .........................................................................................................................393
19.3.2 Synchronous Operation ............................................................................................................399
19.3.3 Buffer Operation .......................................................................................................................401
19.3.4 Cascaded Operation ..................................................................................................................405
19.3.5 PWM Modes .............................................................................................................................410
19.3.6 Phase Counting Mode ...............................................................................................................414
19.3.6.1 16-Bit Phase Counting Mode ..........................................................................................414
19.3.6.2 Cascade Connection 32-Bit Phase Counting Mode .........................................................425
19.3.7 Reset-Synchronized PWM Mode .............................................................................................426
19.3.8 Complementary PWM Mode ....................................................................................................429
19.3.9 A/D Conversion Start Request Delaying Function ...................................................................464
19.3.10 Synchronous Operation of MTU0 to MTU4 ............................................................................470
19.3.11 External Pulse Width Measurement .........................................................................................471
19.3.12 Dead Time Compensation ........................................................................................................472
19.3.13 TCNTU, TCNTV, and TCNTW Capture at Crest and/or Trough
in Complementary PWM Mode ...............................................................................................474
19.3.14 Noise Filter Function ................................................................................................................475
19.3.15 A/D Conversion Start Request Frame Synchronization Signal ................................................475
19.4 Interrupt Sources ................................................................................................................................476
19.4.1 Interrupt Sources and Priorities ................................................................................................476
19.4.2 DTC Trigger Sources ................................................................................................................477
19.4.3 A/D Converter Trigger Sources ................................................................................................478
19.5 Operation Timing ..............................................................................................................................480
19.5.1 Input/Output Timing .................................................................................................................480
19.5.2 Interrupt Signal Timing ............................................................................................................486
19.6 Usage Notes .......................................................................................................................................489
19.6.1 Module Stop Function Setting ..................................................................................................489
19.6.2 Count Clock Restrictions ..........................................................................................................489
19.6.3 Note on Period Setting ..............................................................................................................489
19.6.4 Contention between TCNT Write and Clear Operations ..........................................................490
19.6.5 Contention between TCNT Write and Increment Operations ..................................................490
19.6.6 Contention between TGR Write Operation and Compare Match ............................................491
19.6.7 Contention between Buffer Register Write Operation and Compare Match ............................491
19.6.8 Contention between Buffer Register Write and TCNT Clear Operations ................................492
19.6.9 Contention between TGR Read Operation and Input Capture .................................................492
19.6.10 Contention between TGR Write Operation and Input Capture ................................................493
19.6.11 Contention between Buffer Register Write Operation and Input Capture ...............................494
19.6.12 Contention between MTU2.TCNT Write Operation and Overflow/Underflow
in Cascaded Operation ..............................................................................................................495
19.6.13 Counter Value When Count Operation is Stopped in Complementary PWM Mode ...............496
19.6.14 Buffer Operation Setting in Complementary PWM Mode .......................................................496
19.6.15 Buffer Operation and Compare Match in Reset-Synchronized PWM Mode ...........................497
19.6.16 Overflow in Reset-Synchronized PWM Mode .........................................................................498
19.6.17 Contention between Overflow/Underflow and Counter Clearing ............................................499
19.6.18 Contention between TCNT Write Operation and Overflow/Underflow ..................................499
19.6.19 Note on Transition from Normal Mode or PWM Mode 1
to Reset-Synchronized PWM Mode .........................................................................................500
19.6.20 Output Level in Complementary PWM Mode and Reset-Synchronized PWM Mode ............500
19.6.21 Simultaneous Input Capture in MTU1.TCNT and MTU2.TCNT in Cascade Connection ......500
19.6.22 Interrupt Skipping Function 2 ...................................................................................................501
19.6.23 Notes When Complementary PWM Mode Output Protection Function is Not Used ..............501
19.6.24 Notes Regarding Timer Counter (MTU5.TCNT) and Timer General Register
(MTU5.TGR) ............................................................................................................................501
19.6.25 Notes to Prevent Malfunctions in Synchronous Clearing for Complementary PWM Mode ... 502
19.6.26 Continuous Output of Interrupt Signal in Response to a Compare Match ...............................504
19.6.27 Usage Notes on A/D Conversion Start Request Delaying Function
in Complementary PWM Mode ...............................................................................................504
19.7 MTU Output Pin Initialization ..........................................................................................................506
19.7.1 Operating Modes ......................................................................................................................506
19.7.2 Operation in Case of Re-Setting Due to Error during Operation .............................................506
19.7.3 Overview of Initialization Procedures and Mode Transitions
in Case of Error during Operation ............................................................................................507
20. Port Output Enable 3 (POE3C) .................................................................................................... 533
20.1 Overview ...........................................................................................................................................533
20.2 Register Descriptions .........................................................................................................................536
20.2.1 Input Level Control/Status Register 1 (ICSR1) ........................................................................536
20.2.2 Input Level Control/Status Register 3 (ICSR3) ........................................................................537
20.2.3 Input Level Control/Status Register 4 (ICSR4) ........................................................................538
20.2.4 Input Level Control/Status Register 6 (ICSR6) ........................................................................539
20.2.5 Output Level Control/Status Register 1 (OCSR1) ...................................................................540
20.2.6 Active Level Setting Register 1 (ALR1) ..................................................................................541
20.2.7 Software Port Output Enable Register (SPOER) .....................................................................543
20.2.8 Port Output Enable Control Register 1 (POECR1) ..................................................................544
20.2.9 Port Output Enable Control Register 2 (POECR2) ..................................................................546
20.2.10 Port Output Enable Control Register 4 (POECR4) ..................................................................547
20.2.11 Port Output Enable Control Register 5 (POECR5) ..................................................................548
20.2.12 Port Output Enable Comparator Output Detection Flag Register (POECMPFR) ....................549
20.2.13 Port Output Enable Comparator Request Select Register (POECMPSEL) .............................550
20.3 Operation ...........................................................................................................................................551
20.3.1 Input-Level Detection Operation .............................................................................................. 557
20.3.2 Output-Level Compare Operation ............................................................................................558
20.3.3 High-Impedance Control Using Registers ................................................................................559
20.3.4 High-Impedance Control through Detection of Oscillation Stop .............................................559
20.3.5 High-Impedance Control through Detection of the Comparator Output ..................................559
20.3.6 Additional Functions for High-Impedance Control ..................................................................559
20.3.7 Recover from High-Impedance State .......................................................................................559
20.4 POE Setting Procedure ......................................................................................................................561
20.5 Interrupts ............................................................................................................................................561
20.6 Usage Notes .......................................................................................................................................562
20.6.1 Transition to Low Power Consumption Mode .........................................................................562
20.6.2 High-Impedance Control When the MTU is Not Selected .......................................................562
20.6.3 When the POE is Not Used ......................................................................................................562
21. Compare Match Timer (CMT) ...................................................................................................... 563
21.1 Overview ...........................................................................................................................................563
21.2 Register Descriptions .........................................................................................................................564
21.2.1 Compare Match Timer Start Register 0 (CMSTR0) ................................................................564
21.2.2 Compare Match Timer Control Register (CMCR) ...................................................................564
21.2.3 Compare Match Counter (CMCNT) .........................................................................................565
21.2.4 Compare Match Constant Register (CMCOR) .........................................................................565
21.3 Operation ...........................................................................................................................................566
21.3.1 Periodic Count Operation .........................................................................................................566
21.3.2 CMCNT Count Timing ............................................................................................................566
21.4 Interrupts ............................................................................................................................................567
21.4.1 Interrupt Sources .......................................................................................................................567
21.4.2 Timing of Compare Match Interrupt Generation .....................................................................567
21.5 Usage Notes .......................................................................................................................................568
21.5.1 Setting the Module Stop Function ............................................................................................568
21.5.2 Conflict between CMCNT Counter Writing and Compare Match ...........................................568
21.5.3 Conflict between CMCNT Counter Writing and Incrementing ...............................................568
22. Independent Watchdog Timer (IWDTa) ........................................................................................ 569
22.1 Overview ...........................................................................................................................................569
22.2 Register Descriptions .........................................................................................................................571
22.2.1 IWDT Refresh Register (IWDTRR) .........................................................................................571
22.2.2 IWDT Control Register (IWDTCR) .........................................................................................572
22.2.3 IWDT Status Register (IWDTSR) ............................................................................................ 575
22.2.4 IWDT Reset Control Register (IWDTRCR) ............................................................................576
22.2.5 IWDT Count Stop Control Register (IWDTCSTPR) ...............................................................577
22.2.6 Option Function Select Register 0 (OFS0) ...............................................................................577
22.3 Operation ...........................................................................................................................................578
22.3.1 Count Operation in Each Start Mode .......................................................................................578
22.3.1.1 Register Start Mode .........................................................................................................578
22.3.1.2 Auto-Start Mode ..............................................................................................................580
22.3.2 Control over Writing to the IWDTCR, IWDTRCR, and IWDTCSTPR Registers .................. 582
22.3.3 Refresh Operation .....................................................................................................................583
22.3.4 Status Flags ...............................................................................................................................585
22.3.5 Reset Output .............................................................................................................................585
22.3.6 Interrupt Sources .......................................................................................................................585
22.3.7 Reading the Counter Value .......................................................................................................586
22.3.8 Correspondence between Option Function Select Register 0 (OFS0) and IWDT Registers ... 587
22.4 Usage Notes .......................................................................................................................................587
22.4.1 Refresh Operations ...................................................................................................................587
22.4.2 Clock Divide Ratio Setting .......................................................................................................587
23. Serial Communications Interface (SCIg, SCIh) ............................................................................ 588
23.1 Overview ...........................................................................................................................................588
23.2 Register Descriptions .........................................................................................................................594
23.2.1 Receive Shift Register (RSR) ...................................................................................................594
23.2.2 Receive Data Register (RDR) ...................................................................................................594
23.2.3 Receive Data Register H, L, HL (RDRH, RDRL, RDRHL) ....................................................595
23.2.4 Transmit Data Register (TDR) .................................................................................................596
23.2.5 Transmit Data Register H, L, HL (TDRH, TDRL, TDRHL) ...................................................597
23.2.6 Transmit Shift Register (TSR) ..................................................................................................597
23.2.7 Serial Mode Register (SMR) ....................................................................................................598
23.2.8 Serial Control Register (SCR) ..................................................................................................602
23.2.9 Serial Status Register (SSR) .....................................................................................................606
23.2.10 Smart Card Mode Register (SCMR) ........................................................................................611
23.2.11 Bit Rate Register (BRR) ...........................................................................................................613
23.2.12 Modulation Duty Register (MDDR) .........................................................................................621
23.2.13 Serial Extended Mode Register (SEMR) ..................................................................................622
23.2.14 Noise Filter Setting Register (SNFR) ....................................................................................... 625
23.2.15 I
2
C Mode Register 1 (SIMR1) .................................................................................................626
23.2.16 I
2
C Mode Register 2 (SIMR2) .................................................................................................627
23.2.17 I
2
C Mode Register 3 (SIMR3) .................................................................................................628
23.2.18 I
2
C Status Register (SISR) .......................................................................................................630
23.2.19 SPI Mode Register (SPMR) .....................................................................................................631
23.2.20 Extended Serial Module Enable Register (ESMER) ................................................................632
23.2.21 Control Register 0 (CR0) ..........................................................................................................633
23.2.22 Control Register 1 (CR1) ..........................................................................................................633
23.2.23 Control Register 2 (CR2) ..........................................................................................................634
23.2.24 Control Register 3 (CR3) ..........................................................................................................635
剩余1054页未读,继续阅读
2022-01-27 上传
2021-12-16 上传
点击了解资源详情
2021-04-21 上传
2021-04-21 上传
点击了解资源详情
点击了解资源详情
点击了解资源详情
点击了解资源详情
bianhuadong
- 粉丝: 4
- 资源: 5
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
最新资源
- WordPress作为新闻管理面板的实现指南
- NPC_Generator:使用Ruby打造的游戏角色生成器
- MATLAB实现变邻域搜索算法源码解析
- 探索C++并行编程:使用INTEL TBB的项目实践
- 玫枫跟打器:网页版五笔打字工具,提升macOS打字效率
- 萨尔塔·阿萨尔·希塔斯:SATINDER项目解析
- 掌握变邻域搜索算法:MATLAB代码实践
- saaraansh: 简化法律文档,打破语言障碍的智能应用
- 探索牛角交友盲盒系统:PHP开源交友平台的新选择
- 探索Nullfactory-SSRSExtensions: 强化SQL Server报告服务
- Lotide:一套JavaScript实用工具库的深度解析
- 利用Aurelia 2脚手架搭建新项目的快速指南
- 变邻域搜索算法Matlab实现教程
- 实战指南:构建高效ES+Redis+MySQL架构解决方案
- GitHub Pages入门模板快速启动指南
- NeonClock遗产版:包名更迭与应用更新
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功