汽车级9位1.3GSPS ADC09xJ1300-Q1：高性能激光雷达应用

需积分: 13 42 浏览量更新于2024-06-28 4 收藏 6.99MB PDF 举报

身份认证购VIP最低享 7 折!

领优惠券(最高得80元）

"TI-ADC09QJ1300-Q1.pdf 是一款由TI公司推出的汽车级高性能模拟数字转换器（ADC），专为满足激光雷达（LiDAR）系统的严苛要求而设计。这款9位、1.3GSPS的ADC具备多种通道配置，包括四通道、双通道和单通道，且符合AEC-Q100第一温度等级的车规标准，工作范围在-40°C至+125°C之间。" TI的ADC09QJ1300-Q1拥有诸多显著特性，首先，其内核是9位分辨率的ADC，最高采样率可达1.3GSPS，采用非交错式架构，能有效减少内部抖动，从而降低高次谐波的影响。在性能规格方面，当输入信号为-1dBFS时，它在100MHz时的信噪比(SNR)为53.5dBFS，等效无杂散动态范围(SFDR)为64dBc，而本底噪声低至-143dBFS。此外，ADC的满量程输入电压为800mVPP-DIFF，全功率输入带宽高达6GHz，这使得它能够处理高速信号。该器件支持JESD204C串行数据接口，可以配置为2至8个（四通道/双通道）或1至4个（单通道）串行器/解串器通道，最大波特率可达17.16Gbps，支持64B/66B和8B/10B编码模式，并具备子类1的确定性延迟功能，同时保持与JESD204B接收器的兼容性。ADC09QJ1300-Q1还提供了内部采样时钟生成，内部集成的PLL和VCO工作在7.2-8.2GHz的范围内，有助于简化系统设计。为了便于系统同步，ADC09QJ1300-Q1提供了一个SYSREF窗口，并有四个时钟输出，可以为FPGA、相邻ADC或串行器/解串器收发器提供参考时钟。此外，还配备了脉冲系统的时间戳输入和输出功能，这对于时间敏感的应用至关重要。在功耗方面，根据通道数量的不同，功耗分别为：四通道每通道450mW，双通道每通道625mW，单通道940mW。该ADC需要1.1V和1.9V的电源电压。封装选项为FCBGA(144)，尺寸为10.0mm×10.0mm。此ADC系列适用于高精度、高速的汽车应用，特别是激光雷达系统，其6GHz的全功率输入带宽使得它在FMCW LiDAR和脉冲式LiDAR系统中表现出色，同时支持直接射频采样，最高可达4GHz，展现了其在高频信号处理领域的卓越性能。

资源详情

资源推荐

7.6 Electrical Characteristics: Power Consumption

typical values at T

= 25°C, VA19 = 1.9 V, VPLL19 = 1.9 V, VREFO = 1.9 V, VTRIG = 1.1V, VA11 = 1.1 V, VD11 = 1.1 V,

default full-scale voltage (V

= 0.8 V

), f

= 97 MHz, A

= –1 dBFS, f

CLK

= 1.3 GHz, filtered 1-V

sine-wave clock

applied to CLK±, PLL disabled, JMODE = 0, High Performance Mode and foreground calibration (unless otherwise noted);

minimum and maximum values are at nominal supply voltages and over the operating free-air temperature range provided in

the Recommended Operating Conditions table

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

VA19

1.9-V analog supply current

Power mode 1a: Quad channel, JMODE 0

(9-bit, 8 lanes, 8B/10B encoding), FG

calibration, PLL_EN = 0, f

= 1.3 GSPS,

High Performance Mode

667 mA

VPLL19

PLL analog supply current 0 mA

VREFO

PLLREFO± analog supply current 0 mA

VTRIG

TRIGOUT± analog supply current 0 mA

VA11

1.1-V analog supply current 576 mA

VD11

1.1-V digital supply current 600 mA

DIS

Power dissipation 2.56 W

VA19

1.9-V analog supply current

Power mode 1b: Duad channel, JMODE 0

(9-bit, 8 lanes, 8B/10B encoding), FG

calibration, PLL_EN = 0, fS = 1.3 GSPS,

High Performance Mode

385 mA

VPLL19

PLL analog supply current 0 mA

VREFO

PLLREFO± analog supply current 0 mA

VTRIG

TRIGOUT± analog supply current 0 mA

VA11

1.1-V analog supply current 452 mA

VD11

1.1-V digital supply current 379 mA

DIS

Power dissipation 1.64 W

VA19

1.9-V analog supply current

Power mode 1c: Single channel, JMODE

0 (9-bit, 8 lanes, 8B/10B encoding), FG

calibration, PLL_EN = 0, fS = 1.3 GSPS,

High Performance Mode

257 mA

VPLL19

PLL analog supply current 0 mA

VREFO

PLLREFO± analog supply current 0 mA

VTRIG

TRIGOUT± analog supply current 0 mA

VA11

1.1-V analog supply current 419 mA

VD11

1.1-V digital supply current 236 mA

DIS

Power dissipation 1.2 W

VA19

1.9-V analog supply current

Power mode 2a: Quad channel, JMODE 8

(9-bit, 4 lanes, 64B/66B encoding), LPBG

calibration, PLL_EN = 0, f

= 1.0 GSPS,

Low Power Mode

565 mA

VPLL19

PLL analog supply current 0 mA

VREFO

PLLREFO± analog supply current 0 mA

VTRIG

TRIGOUT± analog supply current 0 mA

VA11

1.1-V analog supply current 400 mA

VD11

1.1-V digital supply current 387 mA

DIS

Power dissipation 1.95

(1)

VA19

1.9-V analog supply current

Power mode 2b: Dual channel, JMODE 8

(9-bit, 4 lanes, 64B/66B encoding), LPBG

calibration, PLL_EN = 0, f

= 1.0 GSPS,

Low Power Mode

347 mA

VPLL19

PLL analog supply current 0 mA

VREFO

PLLREFO± analog supply current 0 mA

VTRIG

TRIGOUT± analog supply current 0 mA

VA11

1.1-V analog supply current 344 mA

VD11

1.1-V digital supply current 239 mA

DIS

Power dissipation 1.3

(1)

VA19

1.9-V analog supply current

Power mode 2c: Single channel, JMODE

8 (9-bit, 4 lanes, 64B/66B encoding),

LPBG calibration, PLL_EN = 0, f

= 1.0

GSPS, Low Power Mode

240 mA

VPLL19

PLL analog supply current 0 mA

VREFO

PLLREFO± analog supply current 0 mA

VTRIG

TRIGOUT± analog supply current 0 mA

VA11

1.1-V analog supply current 322 mA

VD11

1.1-V digital supply current 179 mA

DIS

Power dissipation 1.01

(1)

ADC09QJ1300-Q1, ADC09DJ1300-Q1, ADC09SJ1300-Q1

ZHCSKU9A – FEBRUARY 2020 – REVISED JUNE 2021

www.ti.com.cn

16 Submit Document Feedback

Product Folder Links: ADC09QJ1300-Q1 ADC09DJ1300-Q1 ADC09SJ1300-Q1

7.6 Electrical Characteristics: Power Consumption (continued)

typical values at T

= 25°C, VA19 = 1.9 V, VPLL19 = 1.9 V, VREFO = 1.9 V, VTRIG = 1.1V, VA11 = 1.1 V, VD11 = 1.1 V,

default full-scale voltage (V

= 0.8 V

), f

= 97 MHz, A

= –1 dBFS, f

CLK

= 1.3 GHz, filtered 1-V

sine-wave clock

applied to CLK±, PLL disabled, JMODE = 0, High Performance Mode and foreground calibration (unless otherwise noted);

minimum and maximum values are at nominal supply voltages and over the operating free-air temperature range provided in

the Recommended Operating Conditions table

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

VA19

1.9-V analog supply current

Power mode 3a: Quad channel, JMODE 8

(9-bit, 4 lanes, 64B/66B encoding), LPBG

calibration, PLL_EN = 1, PLLREF_SE = 1,

REF

= 50 MHz, TRIGOUT± enabled, f

1.0 GSPS, Low Power Mode

565 mA

VPLL19

PLL analog supply current 60 mA

VREFO

PLLREFO± analog supply current 12 mA

VTRIG

TRIGOUT± analog supply current 5.4 mA

VA11

1.1-V analog supply current 375 mA

VD11

1.1-V digital supply current 387 mA

DIS

Power dissipation 2.07

(1)

VA19

1.9-V analog supply current

Power mode 3b: Dual channel, JMODE 8

(9-bit, 4 lanes, 64B/66B encoding), LPBG

calibration, PLL_EN = 1, PLLREF_SE = 1,

REF

= 50 MHz, TRIGOUT± enabled, f

1.0 GSPS, Low Power Mode

348 mA

VPLL19

PLL analog supply current 58 mA

VREFO

PLLREFO± analog supply current 12 mA

VTRIG

TRIGOUT± analog supply current 5.4 mA

VA11

1.1-V analog supply current 332 mA

VD11

1.1-V digital supply current 239 mA

DIS

Power dissipation 1.45

(1)

VA19

1.9-V analog supply current

Power mode 3c: Single channel, JMODE

8 (9-bit, 4 lanes, 64B/66B encoding),

LPBG calibration, PLL_EN = 1,

PLLREF_SE = 1, f

REF

= 50 MHz,

TRIGOUT± enabled, f

= 1.0 GSPS, Low

Power Mode

241 mA

VPLL19

PLL analog supply current 59 mA

VREFO

PLLREFO± analog supply current 12.5 mA

VTRIG

TRIGOUT± analog supply current 5.4 mA

VA11

1.1-V analog supply current 312 mA

VD11

1.1-V digital supply current 178 mA

DIS

Power dissipation 1.15

(1)

VA19

1.9-V analog supply current

Power mode 4a: Quad channel, JMODE 7

(8-bit, 4 lanes, 64B/66B encoding), FG

calibration, PLL_EN = 0, f

= 1.0 GSPS,

Low Power Mode

540 mA

VPLL19

PLL analog supply current 0 mA

VREFO

PLLREFO± analog supply current 0 mA

VTRIG

TRIGOUT± analog supply current 0 mA

VA11

1.1-V analog supply current 371 mA

VD11

1.1-V digital supply current 295 mA

DIS

Power dissipation 1.74 W

VA19

1.9-V analog supply current

Power mode 4b: Dual channel, JMODE 7

(8-bit, 4 lanes, 64B/66B encoding), FG

calibration, PLL_EN = 0, f

= 1.0 GSPS,

Low Power Mode

335 mA

VPLL19

PLL analog supply current 0 mA

VREFO

PLLREFO± analog supply current 0 mA

VTRIG

TRIGOUT± analog supply current 0 mA

VA11

1.1-V analog supply current 323 mA

VD11

1.1-V digital supply current 180 mA

DIS

Power dissipation 1.19 W

VA19

1.9-V analog supply current

Power mode 4c: Single channel, JMODE

7 (8-bit, 4 lanes, 64B/66B encoding), FG

calibration, PLL_EN = 0, f

= 1.0 GSPS,

Low Power Mode

228 mA

VPLL19

PLL analog supply current 0 mA

VREFO

PLLREFO± analog supply current 0 mA

VTRIG

TRIGOUT± analog supply current 0 mA

VA11

1.1-V analog supply current 301 mA

VD11

1.1-V digital supply current 136 mA

DIS

Power dissipation 0.91 W

www.ti.com.cn

ADC09QJ1300-Q1, ADC09DJ1300-Q1, ADC09SJ1300-Q1

ZHCSKU9A – FEBRUARY 2020 – REVISED JUNE 2021

Submit Document Feedback

Product Folder Links: ADC09QJ1300-Q1 ADC09DJ1300-Q1 ADC09SJ1300-Q1

7.6 Electrical Characteristics: Power Consumption (continued)

typical values at T

= 25°C, VA19 = 1.9 V, VPLL19 = 1.9 V, VREFO = 1.9 V, VTRIG = 1.1V, VA11 = 1.1 V, VD11 = 1.1 V,

default full-scale voltage (V

= 0.8 V

), f

= 97 MHz, A

= –1 dBFS, f

CLK

= 1.3 GHz, filtered 1-V

sine-wave clock

applied to CLK±, PLL disabled, JMODE = 0, High Performance Mode and foreground calibration (unless otherwise noted);

minimum and maximum values are at nominal supply voltages and over the operating free-air temperature range provided in

the Recommended Operating Conditions table

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

VA19

1.9-V analog supply current

Power mode 5a: Quad channel, JMODE 0

(9-bit, 8 lanes, 8B/10B encoding), BG

calibration, PLL_EN = 1, PLLREF_SE = 0,

REF

= 50 MHz, TRIGOUT± enabled, f

1.3 GSPS, High Performance Mode

815 mA

VPLL19

PLL analog supply current 60 mA

VREFO

PLLREFO± analog supply current 13 mA

VTRIG

TRIGOUT± analog supply current 6 mA

VA11

1.1-V analog supply current 607 mA

VD11

1.1-V digital supply current 580 mA

DIS

Power dissipation 3.04 W

VA19

1.9-V analog supply current

Power mode 5b: Dual channel, JMODE 0

(9-bit, 8 lanes, 8B/10B encoding), BG

calibration, PLL_EN = 1, PLLREF_SE = 0,

REF

= 50 MHz, TRIGOUT± enabled, f

1.3 GSPS, High Performance Mode

528 mA

VPLL19

PLL analog supply current 59 mA

VREFO

PLLREFO± analog supply current 12.5 mA

VTRIG

TRIGOUT± analog supply current 5.4 mA

VA11

1.1-V analog supply current 504 mA

VD11

1.1-V digital supply current 380 mA

DIS

Power dissipation 2.13 W

VA19

1.9-V analog supply current

Power mode 5c: Single channel, JMODE

0 (9-bit, 8 lanes, 8B/10B encoding), BG

calibration, PLL_EN = 1, PLLREF_SE = 0,

REF

= 50 MHz, TRIGOUT± enabled, f

1.3 GSPS, High Performance Mode

392 mA

VPLL19

PLL analog supply current 59 mA

VREFO

PLLREFO± analog supply current 13 mA

VTRIG

TRIGOUT± analog supply current 5.4 mA

VA11

1.1-V analog supply current 470 mA

VD11

1.1-V digital supply current 245 mA

DIS

Power dissipation 1.68 W

VA19

1.9-V analog supply current

Power mode 6: Power-down enabled (PD

= 1)

48 mA

VPLL19

PLL analog supply current 0 mA

VREFO

PLLREFO± analog supply current 0 mA

VTRIG

TRIGOUT± analog supply current 0 mA

VA11

1.1-V analog supply current 32 mA

VD11

1.1-V digital supply current 17 mA

DIS

Power dissipation 0.155 W

(1) Low-power background (LPBG) calibration supply current and power dissipation numbers are in the calibration sleep state. The power

dissipation in this mode increases to the background (BG) calibration power consumption during the calibration state. The sleep period

can be controlled by the user and long sleep periods will average out the calibration state power dissipation contribution.

ADC09QJ1300-Q1, ADC09DJ1300-Q1, ADC09SJ1300-Q1

ZHCSKU9A – FEBRUARY 2020 – REVISED JUNE 2021

www.ti.com.cn

18 Submit Document Feedback

Product Folder Links: ADC09QJ1300-Q1 ADC09DJ1300-Q1 ADC09SJ1300-Q1

7.7 Electrical Characteristics: AC Specifications

typical values at T

= 25°C, VA19 = 1.9 V, VPLL19 = 1.9 V, VREFO = 1.9 V, VTRIG = 1.1V, VA11 = 1.1 V, VD11 = 1.1 V,

default full-scale voltage (V

= 0.8 V

), f

= 97 MHz, A

= –1 dBFS, f

CLK

= 1.3 GHz, filtered 1-V

sine-wave clock

applied to CLK±, PLL disabled, JMODE = 0, High Performance Mode and foreground calibration (unless otherwise noted);

minimum and maximum values are at nominal supply voltages and over the operating free-air temperature range provided in

the Recommended Operating Conditions table

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

FPBW

Full-power input bandwidth

(–3 dB)

(1)

Foreground calibration 6

GHz

Background calibration 6

XTALK

Channel-to-channel

crosstalk

(Quad and dual channel

only)

Aggressor = 400 MHz, –1 dBFS –72

Aggressor = 1 GHz, –1 dBFS –65

Aggressor = 3 GHz, –1 dBFS –62

CER Code error rate

Maximum CER, does not include JESD204C interface

BER

–18

Errors/

sample

ORR

Overrange recovery time

Time from an overdriven input to accurate conversion

after a step from a ±1.2 V

PP-DIFF

overdriven input

stepped to 0 V

PP-DIFF

1 t

CLK

cycles

NOISE

DC input noise standard

deviation

No input, foreground calibration, excludes DC offset 0.38 LSB

NSD Noise spectral density

Maximum full-scale voltage (V

= 1.0 V

), A

= –20

dBFS

–142.2

dBFS/Hz

Default full-scale voltage (V

= 0.8 V

), A

= –20

dBFS

–142

Noise figure, Z

= 100 Ω

Maximum full-scale voltage (V

= 1.0 V

), A

= –20

dBFS

31.8

Default full-scale voltage (V

= 0.8 V

), A

= –20

dBFS

SNR

Signal-to-noise ratio,

excluding DC, HD2 to HD9

= 97 MHz

= –1 dBFS

53.5

dBFS

= –3 dBFS

53.5

= –12 dBFS

= –3 dBFS, V

= 1.0 V

= 497 MHz

= –1 dBFS

53.5

= –3 dBFS

53.5

= –12 dBFS

53.7

= 997 MHz

= –1 dBFS

51 53.4

= –3 dBFS

53.5

= –12 dBFS

53.8

= –3 dBFS, V

= 1.0 V

53.8

= 1797 MHz

= –1 dBFS

53.2

= –3 dBFS

53.4

= –12 dBFS

53.7

= 2697 MHz

= –1 dBFS

52.3

= –3 dBFS

53.1

= –12 dBFS

53.6

= 3497 MHz

= –1 dBFS

52.4

= –3 dBFS

52.8

= –12 dBFS

53.5

www.ti.com.cn

ADC09QJ1300-Q1, ADC09DJ1300-Q1, ADC09SJ1300-Q1

ZHCSKU9A – FEBRUARY 2020 – REVISED JUNE 2021

Submit Document Feedback

Product Folder Links: ADC09QJ1300-Q1 ADC09DJ1300-Q1 ADC09SJ1300-Q1

剩余158页未读，继续阅读

不觉明了

粉丝: 3272
资源: 5614

会员权益专享

汽车级9位1.3GSPS ADC09xJ1300-Q1：高性能激光雷达应用

TI-ADC12QJ1600-Q1.pdf

TI-ADC09SJ800-Q1.pdf

TI-ADC12QJ800-Q1.pdf

四元系Ni-Ti-Cu-V薄膜库的组合合成及微观结构和相变

ti-sdk-beagleboard-06.00.00.00

已经为ti-sn65dsi83.c添加了MODULE_LICENSE(“GPL”),还是出现ERROR: modpost: missing MODULE_LICENSE() in drivers/gpu/drm/bridge/ti-sn65dsi83.lto.o错误，都有什么解决办法

已经为ti-sn65dsi83.c添加了MODULE_LICENSE(),还是出现ERROR: modpost: missing MODULE_LICENSE() in drivers/gpu/drm/bridge/ti-sn65dsi83.lto.o错误

我的父元素div class为html-ti-item中有一个div class为top-wrapper和另一个div，类名为top-wrapper的div中有多个div,class都为ti-num,我想要让除了第一个ti-num以外，其余的ti-num的padding为15px

win10安装ti-tray-menu.exe

sys bios (ti-rtos 内核) v6.41 用户手册.pdf

ti-sn65dsi83.c已经添加了MODULE_LICENSE("GPL")，并且也添加了#include <linux/module.h>，但还是会报ERROR: modpost: missing MODULE_LICENSE() in drivers/gpu/drm/bridge/ti-sn65dsi83.lto.o错误是为什么

linux kernel 符合GPL协议的ti-sn65dsi83.c驱动想要使用drm_of.c中定义的EXPORT_SYMBOL_GPL(drm_of_lvds_get_dual_link_pixel_order)，Makefile怎么编写

ti-select组件中各个项所起的作用

missing MODULE_LICENSE() in drivers/gpu/drm/bridge/ti-sn65dsi83.lto.o

linux kernel 符合GPL协议的ti-sn65dsi83.c驱动,想要使用drm_of.c文件中定义的EXPORT_SYMBOL_GPL(drm_of_lvds_get_dual_link_pixel_order)，Makefile怎么编

wit-ai515-1080ti-02@192.168.3.66: Permission denied (publickey).

ti-rtos开放教程,中文资料

ti-processor-sdk-linux-am335x-evm-02.00.01.07

TI-RLSK GPIO

ssh报错wit-ai515-1080ti-02@192.168.3.66: Permission denied (publickey).

会员权益专享

最新资源