TI LMK04133：集成PLL时钟发生器，支持宽温度范围和多应用

需积分: 5 29 浏览量更新于2024-06-28 4 收藏 1.38MB PDF 举报

TI-LMK04133是一款高性能的时钟管理集成电路，它采用了创新的Cascaded PLL (Cascaded Platinum™ PLL Architecture) 架构，这种设计旨在提供高精度、低相位噪声和出色的温度适应性，适用于各种复杂的通信系统应用。该器件的核心特点是： 1. **Cascaded PLL架构**：LMK04133采用级联PLL设计，通过两个独立的锁相环路（PLL1 和 PLL2），可以实现对不同频率或模式的信号进行精确的频率合成和分频，支持多载波、多模式和多带宽的2G、3G、4G通信系统的需求。 2. **工业温度范围**：器件工作在极端的工业温度区间，即-40°C至+85°C，确保在各种环境条件下都能稳定运行。 3. **电源兼容性**：LMK04133可在3.15V至3.45V的电压范围内工作，具有冗余参考输入，提高了系统的可靠性。 4. **小型封装**：该芯片采用48引脚WQFN封装，尺寸仅为7.0x7.0x0.8mm，占用空间小，适合紧凑型设计。 5. **信号损失检测**：具备失锁信号检测功能，当输入信号质量下降时，可以及时报警并调整工作状态。 6. **应用广泛**： - **无线基站**：用于选择和稳定不同频率的参考时钟输入，支持多标准无线网络。 - **光纤通信**：支持高速A/D转换器时钟，如GbE/10GbE、1/2/4/8/10G Fiber Channel，提供多种输出接口，包括LVPECL、2VPECL、LVDS和LVCMOS。 - **数据通信**：适用于SONET/SDH OC-48/OC-192/OC-768线卡，确保高质量的传输速率。 - **光通信设备**：内置集成VCO可实现输入频率加倍，对于光学透明度和时钟同步至关重要。 7. **高精度相位检测**：支持高达100MHz的相位检测能力，有助于提高系统性能和稳定性。 TI-LMK04133是一款专为满足现代通信系统复杂需求而设计的精密时钟管理解决方案，凭借其卓越的性能和广泛的适用性，能够显著提升通信系统的可靠性和效率。若需进一步了解样片或详细规格，可访问TI官网www.ti.com查找SNAS516B文档，该文档于2011年4月首次发布，后经修订至2012年11月。

LMK04100, LMK04101, LMK04102, LMK04110

LMK04111, LMK04131, LMK04133

SNAS516B –APRIL 2011–REVISED NOVEMBER 2012

www.ti.com

Electrical Characteristics (continued)

(3.15 V ≤ V

≤ 3.45 V, -40 °C ≤ T

≤ 85 °C. Typical values represent most likely parametric norms at V

= 3.3 V, T

= 25

°C, at the Recommended Operating Conditions at the time of product characterization and are not guaranteed.)

Symbol Parameter Conditions Min Typ Max Units

Crystal Oscillator Mode Specifications

XTAL

Crystal Frequency Range 6 20 MHz

ESR Crystal Effective Series Resistance 6 MHz < F

XTAL

< 20 MHz 100 Ohms

Vectron VXB1 crystal, 12.288

XTAL

Crystal Power Dissipation

(10)

200 µW

MHz, R

ESR

< 40 Ω

Input Capacitance of LMK041xx

-40 to +85 °C 6 pF

OSCin port

PLL2 Phase Detector and Charge Pump Specifications

Phase Detector Frequency 100 MHz

CPout2

/2, PLL2_CP_GAIN =

100

00b

CPout2

/2, PLL2_CP_GAIN =

400

01b

PLL2 Charge Pump Source

CPout

SOURCE µA

Current

(6)

CPout2

/2, PLL2_CP_GAIN =

1600

10b

CPout2

/2, PLL2_CP_GAIN =

3200

11b

CPout2

/2, PLL2_CP_GAIN =

-100

00b

CPout2

/2, PLL2_CP_GAIN =

-400

01b

PLL2 Charge Pump Sink Current

CPout

SINK µA

(6)

CPout2

/2, PLL2_CP_GAIN =

-1600

10b

CPout2

/2, PLL2_CP_GAIN =

-3200

11b

Charge Pump Sink/Source

CPout2

%MIS V

CPout2

/2, T

= 25 °C 3 10 %

Mismatch

Magnitude of Charge Pump

0.5 V < V

CPout2

< V

- 0.5 V

CPout2

TUNE

Current vs. Charge Pump Voltage 4 %

= 25 °C

Variation

Charge Pump Current vs.

CPout2

%TEMP 4 %

Temperature Variation

CPout2

TRI Charge Pump Leakage 0.5 V < V

CPout2

< V

- 0.5 V 10 nA

Internal VCO Specifications

LMK041x0 1185 1296

LMK041x1 1430 1570

VCO

VCO Tuning Range MHz

LMK041x2 1600 1750

LMK041x3 1840 2160

LMK041x0, T

= 25 °C, single-

ended

LMK041x1, T

= 25 °C, single-

ended

VCO Output power to a LMK041x2, T

= 25 °C, single-

VCO

2 dBm

50 Ω load driven by Fout ended

LMK041x3, T

= 25 °C, single-

ended 1840 MHz

LMK041x3, T

= 25 °C, single-

-5

ended 2160 MHz

(10) See Application Section discussion of Crystal Power Dissipation.

Product Folder Links: LMK04100 LMK04101 LMK04102 LMK04110 LMK04111 LMK04131 LMK04133

LMK04100, LMK04101, LMK04102, LMK04110

LMK04111, LMK04131, LMK04133

www.ti.com

SNAS516B –APRIL 2011–REVISED NOVEMBER 2012

Electrical Characteristics (continued)

(3.15 V ≤ V

≤ 3.45 V, -40 °C ≤ T

≤ 85 °C. Typical values represent most likely parametric norms at V

= 3.3 V, T

= 25

°C, at the Recommended Operating Conditions at the time of product characterization and are not guaranteed.)

Symbol Parameter Conditions Min Typ Max Units

Fine Tuning Sensitivity LMK041x0 7 to 9

(The range displayed in the typical

LMK041x1 8 to 11

column indicates the lower

LMK041x2 9 to 14

sensitivity is typical at the lower

VCO

MHz/V

end of the tuning range, and the

higher tuning sensitivity is typical

LMK041x3 14 to 26

at the higher end of the tuning

range).

After programming R15 for lock,

Allowable Temperature Drift for

no changes to output configuration

|ΔT

| Continuous Lock 125 °C

are permitted to guarantee

(11)

continuous lock

CLKout's Internal VCO Closed Loop Jitter Specifications using a Commercial Quality VCXO

LMK041x0/ LVDS 160

LMK041x1/

LVPECL 1600 mVpp 150

LMK041x2/ fs

CLKout

= 122.88 MHz

LVCMOS 140

CLKout

Integrated RMS Jitter

12 kHz–20MHz

LVDS 170

LMK041x3

CLKout

= 122.88 MHz LVPECL 1600 mVpp 160 fs

Integrated RMS Jitter

LVCMOS 150

LMK041x0/ LVDS 90

LMK041x1/

LVPECL 1600 mVpp 80

CLKout

LMK041x3/ fs

1.875–20MHz

CLKout

= 153.6 MHz

LVCMOS 75

Integrated RMS Jitter

Digital Inputs (CLKuWire, DATAuWire, LEuWire)

High-Level Input Voltage 1.6 V

Low-Level Input Voltage 0.4 V

High-Level Input Current V

= V

-5 25 µA

Low-Level Input Current V

= 0 -5.0 5.0 µA

Digital Inputs (GOE, SYNC*)

High-Level Input Voltage 1.6 V

Low-Level Input Voltage 0.4 V

High-Level Input Current V

= V

-5.0 5.0 µA

Low-Level Input Current V

= 0 -40.0 5.0 µA

Digital Outputs (CLKinX_LOS, LD)

High-Level Output Voltage I

= -500 µA V

- 0.4 V

Low-Level Output Voltage I

= 500 µA 0.4 V

Default Power On Reset Clock Output Frequency

CLKout2, LM041x0 50

CLKout2, LM041x1 62

Default output clock frequency at

CLKout-startup

MHz

device power on

CLKout2, LM041x2 68

CLKout2, LM041x3 81

(11) Maximum Allowable Temperature Drift for Continuous Lock is how far the temperature can drift in either direction from the value it was

at the time that the R0 register was last programmed, and still have the part stay in lock. The action of programming the R0 register,

even to the same value, activates a frequency calibration routine. This implies the part will work over the entire frequency range, but if

the temperature drifts more than the maximum allowable drift for continuous lock, then it will be necessary to reload the R0 register to

ensure it stays in lock. Regardless of what temperature the part was initially programmed at, the temperature can never drift outside the

frequency range of -40 °C to 85 °C without violating specifications.

Product Folder Links: LMK04100 LMK04101 LMK04102 LMK04110 LMK04111 LMK04131 LMK04133

剩余53页未读，继续阅读

不觉明了

粉丝: 3800
资源: 5759

TI LMK04133：集成PLL时钟发生器，支持宽温度范围和多应用

TI-LMK04033.pdf

TI-LMK04808.pdf

TI-LMK04906.pdf

java -jar target\sinopec-lmk-1.0.1.jar testng.xm

如何利用TI-LMK5B33414网络同步器实现数据中心内的以太网时钟同步并清除抖动？

TI-LMK5B33414网络同步器在实现数据中心内部以太网时钟同步的过程中，如何有效利用其DPLL和APLL功能来减少时钟抖动？

在数据中心内，如何通过TI-LMK5B33414网络同步器实现以太网时钟同步并清除抖动？

spark的参数配置

android10 lmkd配置

lmk04828锁相环配置

最新资源