stm32定时器EGR

STM32的定时器EGR寄存器是一个用于触发更新事件的寄存器。当对EGR寄存器置1时，会产生更新中断。但是需要注意的是，如果在控制寄存器1中将URS位置1，并同时给EGR置1，虽然会产生更新，但是UIF中断标志不会被置1。<span class="em">1</span><span class="em">2</span><span class="em">3</span>
#### 引用[.reference_title]
- *1* [STM32的定时器初始化进入中断或者连续几个初始化从第二个开始立即进入中断](https://blog.csdn.net/qq_41332712/article/details/123488698)[target="_blank" data-report-click={"spm":"1018.2226.3001.9630","extra":{"utm_source":"vip_chatgpt_common_search_pc_result","utm_medium":"distribute.pc_search_result.none-task-cask-2~all~insert_cask~default-1-null.142^v93^chatsearchT3_1"}}] [.reference_item style="max-width: 50%"]
- *2* *3* [【STM32学习】定时器寄存器配置、功能工作过程详解](https://blog.csdn.net/qq_26039331/article/details/129718276)[target="_blank" data-report-click={"spm":"1018.2226.3001.9630","extra":{"utm_source":"vip_chatgpt_common_search_pc_result","utm_medium":"distribute.pc_search_result.none-task-cask-2~all~insert_cask~default-1-null.142^v93^chatsearchT3_1"}}] [.reference_item style="max-width: 50%"]
[ .reference_list ]