if (Sign == CHAR || Sign == SHORT) adder = pow(2, Bits)/2 ; else adder = 0 ; for(i = 0; i < width ; i++) { /* Convert char data to u8 */ if (i == 0) { if(Sign == UNSIGNEDCHAR || Sign == CHAR) { last_data = (u8)(CharBufferPtr[i] + adder)*data_coe ; curr_data = (u8)(CharBufferPtr[i] + adder)*data_coe ; } else { last_data = (u8)((u16)(ShortBufferPtr[i] + adder)*data_coe) ; curr_data = (u8)((u16)(ShortBufferPtr[i] + adder)*data_coe) ; } } else { if(Sign == UNSIGNEDCHAR || Sign == CHAR) { last_data = (u8)(CharBufferPtr[i-1] + adder)*data_coe ; curr_data = (u8)(CharBufferPtr[i] + adder)*data_coe ; } else { last_data = (u8)((u16)(ShortBufferPtr[i-1] + adder)*data_coe) ; curr_data = (u8)((u16)(ShortBufferPtr[i] + adder)*data_coe) ; } } /* Compare last data value and current data value, draw point between two point */ if (curr_data >= last_data) { for (j = 0 ; j < (curr_data - last_data + 1) ; j++) draw_point(CanvasBufferPtr, i, (height - 1 - curr_data) + j, width, wBlue, wGreen, wRed) ; } else { for (j = 0 ; j < (last_data - curr_data + 1) ; j++) draw_point(CanvasBufferPtr, i, (height - 1 - last_data) + j, width, wBlue, wGreen, wRed) ; } } }

2.adder.zip_VHDL/FPGA/Verilog_VHDL_

文件列表中的"2.adder.docx"可能包含了一份详细的报告，讨论了全加器的VHDL实现，分析了传输延迟和惯性延迟的具体数值，并可能提供了优化设计的建议。这可能包括了对不同逻辑门的选择、布线策略以及可能的时钟管理...

4_Adder_Unique.rar_Quartus2_Quartus2 VHDL_并行的加法

4. 全加器逻辑：用VHDL的if-else语句或case语句来实现全加器的逻辑，计算和与进位。在项目"4_Adder_Unique"中，可能包含了实现这个四位并行加法器的VHDL源代码文件，以及Quartus II工程文件。"www.pudn.com.txt"...

All-optical adder/subtractor based on terahertz optical asymmetric demultiplexer

An all-optical adder/subtractor (A/S) unit with the help of terahertz optical asymmetric demultiplexer (TOAD) is proposed. The all-optical A/S unit with a set of all-optical full-adders and optical ...

32bits_multiplier_adder.v

32位乘加器，Verilog代码，vivado软件仿真，可直接使用。

module DW01_add_tb; // Declare inputs and outputs reg clk; reg [3:0] A; reg [3:0] B; reg CI; wire [3:0] SUM; wire CO; // Instantiate design under test DW01_add dut( .A(A), .B(B), .CI(CI), .SUM(SUM), .CO(CO) ); // Initialize inputs initial begin A = 4'b0000; B = 4'b0000; CI = 0; clk=0; end // Adder test case task test_adder; // Test case 1: 0 + 0 with carry-in of 0 A = 4'b0000; B = 4'b0000; CI = 0; //#10; //if (SUM !== 4'b0000 || CO !== 1'b0) $display("Test failed! 0 + 0 should be 0 with carry-out of 0"); // Test case 2: 7 + 3 with carry-in of 0 A = 4'b0111; B = 4'b0011; CI = 0; //#10; //if (SUM !== 4'b1010 || CO !== 1'b0) $display("Test failed! 7 + 3 should be 10 with carry-out of 0"); // Test case 3: 5 + 11 with carry-in of 1 A = 4'b0101; B = 4'b1011; CI = 1; //#10; //if (SUM !== 4'b0001 || CO !== 1'b1) $display("Test failed! 5 + 11 should be 16 with carry-out of 1"); // Test case 4: 15+15 with carry-in of 1 A = 4'b1111; B = 4'b1111; CI = 1; //#10; //if (SUM !== 4'b1110 || CO !== 1'b1) $display("Overflow!!!"); endtask // Run test cases initial begin test_adder(); $finish; end endmodule // DW01_add_tb this verilog testbench, when compiled by verilator, it reports Verilog $Finish %Warning: vlt/t_xepic_XW01_add: Missing All Finished vlt/t_xepic_XW01_add: %Error:Missing All Finished vlt/t_xepic_XW01_add: FAILED:Missing All Finished it seems there is 1 error in this testbench, so how should I modify this testbench so that it can be compiled by verilator?

// Test case 2: 7 + 3 with carry-in of 0 A = 4'b0111; B = 4'b0011; CI = 0; //#10; if (SUM != 4'b1010 || CO != 1'b0) $display("Test failed! 7 + 3 should be 10 with carry-out of 0"); // Test ...

module DW01_add_tb; // Declare inputs and outputs reg [3:0] A; reg [3:0] B; reg CI; wire [3:0] SUM; wire CO; // Instantiate design under test DW01_add dut( .A(A), .B(B), .CI(CI), .SUM(SUM), .CO(CO) ); // Initialize inputs initial begin A = 4'b0000; B = 4'b0000; CI = 0; end // Adder test case task test_adder; // Test case 1: 0 + 0 with carry-in of 0 A = 4'b0000; B = 4'b0000; CI = 0; #10; if (SUM !== 4'b0000 || CO !== 1'b0) $display("Test failed! 0 + 0 should be 0 with carry-out of 0"); // Test case 2: 7 + 3 with carry-in of 0 A = 4'b0111; B = 4'b0011; CI = 0; #10; if (SUM !== 4'b1010 || CO !== 1'b0) $display("Test failed! 7 + 3 should be 10 with carry-out of 0"); // Test case 3: 5 + 11 with carry-in of 1 A = 4'b0101; B = 4'b1011; CI = 1; #10; if (SUM !== 4'b0001 || CO !== 1'b1) $display("Test failed! 5 + 11 should be 16 with carry-out of 1"); // Test case 4: 15+15 with carry-in of 1 A = 4'b1111; B = 4'b1111; CI = 1; #10; if (SUM !== 4'b1110 || CO !== 1'b1) $display("Overflow!!!"); endtask // Run test cases initial begin test_adder(); $finish; end endmodule // DW01_add_tb If I want to replace the delays, i.e, #10; in this piece of verilog code, by below code: integer cyc; initial cyc=1; always @ (posedge clk) begin cyc <= cyc+1; if(cyc==1)begin in_val1 <=4'd4; end else if (cyc==2) begin if (out_val1 !==8'b1) $stop; in_val <=4'd3; end else if (cyc==3)begin if(out_val1 !== 8'b10)$stop; in_val1 <= 4'd7; end else if(cyc==4) begin $write("ALL Finished \n"); $finish; end end in other words, using pound delay # is not allowed, how should I modify the code?

To replace the delays with the code you provided, you can use a counter to keep track of the number of clock cycles and use an if-else statement to control the input values at each cycle. Here's an ...

module DW01_add_tb; // Declare inputs and outputs reg [3:0] A; reg [3:0] B; reg CI; wire [3:0] SUM; wire CO; // Instantiate design under test DW01_add dut( .A(A), .B(B), .CI(CI), .SUM(SUM), .CO(CO) ); // Initialize inputs initial begin A = 4'b0000; B = 4'b0000; CI = 0; end // Adder test case task test_adder; // Test case 1: 0 + 0 with carry-in of 0 A = 4'b0000; B = 4'b0000; CI = 0; #10; if (SUM !== 4'b0000 || CO !== 1'b0) $display("Test failed! 0 + 0 should be 0 with carry-out of 0"); // Test case 2: 7 + 3 with carry-in of 0 A = 4'b0111; B = 4'b0011; CI = 0; #10; if (SUM !== 4'b1010 || CO !== 1'b0) $display("Test failed! 7 + 3 should be 10 with carry-out of 0"); // Test case 3: 5 + 11 with carry-in of 1 A = 4'b0101; B = 4'b1011; CI = 1; #10; if (SUM !== 4'b0001 || CO !== 1'b1) $display("Test failed! 5 + 11 should be 16 with carry-out of 1"); // Test case 4: 15+15 with carry-in of 1 A = 4'b1111; B = 4'b1111; CI = 1; #10; if (SUM !== 4'b1110 || CO !== 1'b1) $display("Overflow!!!"); endtask // Run test cases initial begin test_adder(); $finish; end endmodule // DW01_add_tb If I want to add clock signal to this testbench, how should I modify the code?

// Test case 2: 7 + 3 with carry-in of 0 A = 4'b0111; B = 4'b0011; CI = 0; #10; if (SUM !== 4'b1010 || CO !== 1'b0) $display("Test failed! 7 + 3 should be 10 with carry-out of 0"); // Test ...

module DW01_add_tb; // Declare inputs and outputs reg clk; reg [3:0] A; reg [3:0] B; reg CI; wire [3:0] SUM; wire CO; // Instantiate design under test DW01_add dut( .A(A), .B(B), .CI(CI), .SUM(SUM), .CO(CO) ); // Initialize inputs initial begin A = 4'b0000; B = 4'b0000; CI = 0; clk=0; end always #5 clk =~clk; integer cyc=0; always @ (posedge clik) begin // Adder test case task test_adder; // Test case 1: 0 + 0 with carry-in of 0 A = 4'b0000; B = 4'b0000; CI = 0; //#10; //if (SUM != 4'b0000 || CO != 1'b0) $display("Test failed! 0 + 0 should be 0 with carry-out of 0"); // Test case 2: 7 + 3 with carry-in of 0 A = 4'b0111; B = 4'b0011; CI = 0; //#10; //if (SUM != 4'b1010 || CO != 1'b0) $display("Test failed! 7 + 3 should be 10 with carry-out of 0"); // Test case 3: 5 + 11 with carry-in of 1 A = 4'b0101; B = 4'b1011; CI = 1; //#10; //if (SUM != 4'b0001 || CO != 1'b1) $display("Test failed! 5 + 11 should be 16 with carry-out of 1"); // Test case 4: 15+15 with carry-in of 1 A = 4'b1111; B = 4'b1111; CI = 1; //#10; //if (SUM != 4'b1110 || CO != 1'b1) $display("Overflow!!!"); endtask end // Run test cases initial begin test_adder(); $finish; end end // add final end statement how should I modify the clock signal in this testbench so that it can be compiled successfully by verilator?

// Test case 2: 7 + 3 with carry-in of 0 A = 4'b0111; B = 4'b0011; CI = 0; //#10; //if (SUM != 4'b1010 || CO != 1'b0) // $display("Test failed! 7 + 3 should be 10 with carry-out of 0"); // ...

[ICer@IC_EDA /home/ICer/cocotb/examples/adder/tests]$vericom -f vcd2fsdb -o dump.fsdb dump.vcd logDir = /home/ICer/cocotb/examples/adder/tests/vericomLog vericom - A HDL Compiler, Release Verdi_O-2018.09-SP2 (RH Linux x86_64/64bit) -- Thu Feb 21 04:10:21 PDT 2019 Copyright (c) 1996 - 2019 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, or distribution of this software is strictly prohibited. Analyzing... Linking... 0 error(s), 0 warning(s) Total 1 error(s), 0 warning(s) ---Any error or warning message, please refer to "/home/ICer/cocotb/examples/adder/tests/vericomLog/compiler.log"---

这是一个 vericom 命令的输出，它表示将 VCD 文件转换为 FSDB 文件时出现了错误，具体的错误信息需要查看 /home/ICer/cocotb/examples/adder/tests/vericomLog/compiler.log 文件。可以尝试打开该文件，查看其中...

void OLED_ShowCN(unsigned char x, unsigned char y, unsigned char N) { unsigned char wm=0; unsigned int adder=32N; OLED_Set_Pos(x , y); for(wm = 0;wm < 16;wm++) OLED_WrDat(F16x16[adder++]); OLED_Set_Pos(x,y + 1); for(wm = 0;wm < 16;wm++) OLED_WrDat(F16x16[adder++]); }，for(i=0;i<5;i++) { OLED_ShowCN(24+i16,0,i);//黑龙江大学 }，将显示黑龙江大学改为显示高佳琦

for(i=0; i; i++) { OLED_ShowCN(24+i*16, 0, i==2 ? 11 : i); // 高佳琪在 F16x16 数组中的编号为 11 } 这样，当 i 的值等于 2 时，就会显示 "高佳琪"，否则就显示对应的文字。注意，这里假设高佳琪在 F16...

void OLED_ShowCN(unsigned char x, unsigned char y, unsigned char N) { unsigned char wm=0; unsigned int adder=32N; OLED_Set_Pos(x , y); for(wm = 0;wm < 16;wm++) OLED_WrDat(F16x16[adder++]); OLED_Set_Pos(x,y + 1); for(wm = 0;wm < 16;wm++) OLED_WrDat(F16x16[adder++]); }，for(i=0;i<5;i++) { OLED_ShowCN(24+i16,0,i);//黑龙江大学 }，将显示黑龙江大学改为显示高佳琦

要将 "黑龙江大学" 改...for (i = 0; i ; i++) { OLED_ShowCN(24 + i * 16, 0, 32 + i); // 将 "黑龙江大学" 改为 "高佳琦" } 其中第三个参数 32 表示 "高" 的编码，33 表示 "佳" 的编码，34 表示 "琦" 的编码。

module accumulator(input clk, reset, input [15:0] in, output reg [15:0] out); reg [15:0] sum; wire [15:0] carry; assign carry[0] = 1'b0; genvar i; generate for (i = 1; i < 16; i = i + 1) begin : adder full_adder adder(clk, reset, in[i], sum[i-1], carry[i-1], sum[i], carry[i]); end endgenerate always @(posedge clk) begin if (reset) begin sum <= 16'h0000; out <= 16'h0000; end else begin sum <= sum + in; out <= sum; end end endmodule module full_adder(input clk, reset, input a, b, c_in, output reg s, c_out); always @(posedge clk) begin if (reset) begin s <= 1'b0; c_out <= 1'b0; end else begin s <= a ^ b ^ c_in; c_out <= (a & b) | (a & c_in) | (b & c_in); end end endmodule为以上代码编写测试激励

以下是一个可能的测试激励代码： timescale 1ns / 1ps ...4. 将0加入累加器，期望输出为2 测试激励会在每个测试之间等待10个时钟周期，同时会在仿真结束时输出测试结果。注意，测试中并没有对溢出情况进行测试。

module ADDER8(s, cout, a, b, cin); output [7 : 0] s; output cout; input [7 : 0] a, b; input cin; wire [6 : 0] carry; fulladder m0(s[0], carry[0], a[0], b[0], cin); fulladder m1(s[1], carry[1], a[1], b[1], carry[0]); fulladder m2(s[2], carry[2], a[2], b[2], carry[1]); fulladder m3(s[3], carry[3], a[3], b[3], carry[2]); fulladder m4(s[4], carry[4], a[4], b[4], carry[3]); fulladder m5(s[5], carry[5], a[5], b[5], carry[4]); fulladder m6(s[6], carry[6], a[6], b[6], carry[5]); fulladder m7(s[7], cout, a[7], b[7], carry[6]); endmodule module fulladder(s, cout, a, b, cin); output s, cout; input a, b, cin; assign s = a ^ b ^ cin; assign cout = a & b | a & cin | b & cin; endmodule代码注释

fulladder m0(s[0], carry[0], a[0], b[0], cin); // 第一位的全加器 fulladder m1(s[1], carry[1], a[1], b[1], carry[0]); // 第二位的全加器 fulladder m2(s[2], carry[2], a[2], b[2], carry[1]); // 第三位的...

module ADDER8(s, cout, a, b, cin); output [7 : 0] s; output cout; input [7 : 0] a, b; input cin; wire [6 : 0] carry; fulladder m0(s[0], carry[0], a[0], b[0], cin); fulladder m1(s[1], carry[1], a[1], b[1], carry[0]); fulladder m2(s[2], carry[2], a[2], b[2], carry[1]); fulladder m3(s[3], carry[3], a[3], b[3], carry[2]); fulladder m4(s[4], carry[4], a[4], b[4], carry[3]); fulladder m5(s[5], carry[5], a[5], b[5], carry[4]); fulladder m6(s[6], carry[6], a[6], b[6], carry[5]); fulladder m7(s[7], cout, a[7], b[7], carry[6]); endmodule module fulladder(s, cout, a, b, cin); output s, cout; input a, b, cin; assign s = a ^ b ^ cin; assign cout = a & b | a & cin | b & cin; endmodule代码分析

这段Verilog代码实现了一个8位全加器模块 ADDER8 和一个全加器模块 fulladder。在 ADDER8 模块中，输入包括两个8位的二进制数 a 和 b 以及一个进位信号 cin，输出包括一个8位的二进制数 s 和一个进位信号 cout。...

timescale 1ns/1ps module vga_ji_tb (); reg clk; reg vidon; reg [10:0] hc; reg [10:0] vc; reg [7:0] data2; reg [15:0] rom_adder_14; reg rom_en2; reg [7:0] ji; parameter CYCLE = 10; parameter RST_TIME = 3; vga_ji z7(.clk(clk), .hc(hc), .vc(vc), .vidon(vidon), .rom_en2(rom_en2), .data2(data2), .rom_adder_14(rom_adder_14), .ji(ji)); initial begin clk = 0; forever #(CYCLE/2) clk=~clk; end initial begin vidon = 0; forever #(CYCLE/2) vidon=~vidon; end initial begin hc=11'b0; forever begin #10 hc={$random}%2048; end end initial begin vc=11'b0; forever begin #10 vc={$random}%2048; end end initial begin data2=8'b0; forever begin #10 data2={$random}%256; end end initial begin rom_en2 = 0; forever #(CYCLE/2) rom_en2=~rom_en2; end initial begin ji=8'b0; forever begin #10 ji={$random}%256; end end initial begin rom_adder_14 = 0; end always @(posedge clk ) begin rom_adder_14=rom_adder_14+1; end endmodule

这段代码是一个 VGA 控制器的测试模块，它可以用来测试 VGA...在模块初始化时，时钟和 vidon 会不断变换其值，hc、vc、data2、ji等寄存器的值也会不断随机变化。同时，rom_adder_14寄存器的值会在时钟上升沿时每次加1。

void OLED_ShowCHinese(u8 x,u8 y,u8 no) { u8 t,adder=0; OLED_Set_Pos(x,y); for(t=0;t<16;t++) { OLED_WR_Byte(Hzk[2no][t],OLED_DATA); adder+=1; } OLED_Set_Pos(x,y+1); for(t=0;t<16;t++) { OLED_WR_Byte(Hzk[2no+1][t],OLED_DATA); adder+=1; } }

其中，adder 变量用于计算写入字节数，以便在需要时进行屏幕刷新。需要注意的是，这段代码的具体实现可能依赖于特定的 OLED 显示屏库和控制器，因此在实际使用时，需要根据具体情况进行适当的修改和调整。

解释以下代码：void OLED_ShowCHinese(u8 x,u8 y,u8 no) { u8 t,adder=0; OLED_SetPos(x,y); for(t=0;t<16;t++) { OLED_WR_Byte(Hzk[2no][t],OLED_DATA); adder+=1; } OLED_SetPos(x,y+1); for(t=0;t<16;t++) { OLED_WR_Byte(Hzk[2no+1][t],OLED_DATA); adder+=1; } }

这段代码是用于在 OLED 显示屏上显示汉字的函数。其中，x 和 y 分别表示汉字在 OLED 显示屏上的位置，no 表示汉字的编号。函数中使用了一个叫做 Hzk 的数组，这个数组存储了所有汉字的点阵信息。...

module full_adder_8bit( input [7:0] a, input [7:0] b, input cin, output [7:0] sum, output cout ); wire [3:0] c; wire [3:0] s; // 低4位全加器 full_adder fa0 (.a(a[3:0]), .b(b[3:0]), .cin(cin), .s(s[0]), .c(c[0])); // 高4位全加器 full_adder fa1 (.a(a[7:4]), .b(b[7:4]), .cin(c[0]), .s(s[1]), .c(c[1])); // 最高位进位信号，等于高4位全加器的进位信号 assign c[2] = c[1]; // 低4位和高4位结果相加 full_adder fa2 (.a(s[3:0]), .b(s[3:0]), .cin(c[2]), .s(sum[3:0]), .c(c[3])); // 最高位全加器 full_adder fa3 (.a(a[7]), .b(b[7]), .cin(c[3]), .s(sum[7]), .c(cout)); endmodule module full_adder( input a, b, cin, output s, cout ); assign s = a ^ b ^ cin; assign cout = (a & b) | (a & cin) | (b & cin); endmodule写出其对应的完整的测试激励

下面是 full_adder_8bit 模块的完整测试激励代码： module full_adder_8bit_tb; // Inputs reg [7:0] a; reg [7:0] b; reg cin; // Outputs wire [7:0] sum; wire cout; // Instantiate the Unit ...

给以下vhdl代码添加注释：library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; use ieee.std_logic_arith.all; entity adder_4bit is port ( ain1,bin1,cin1,ain2,bin2,ain3,bin3,ain4,bin4:in std_logic; so1,so2,so3,so4,co5:out std_logic ); end adder_4bit; architecture hav of adder_4bit is component adder_1bit port (bin: IN STD_LOGIC; cin: IN STD_LOGIC; ain: IN STD_LOGIC; so :OUT STD_LOGIC; co :OUT STD_LOGIC); end component; signal cin2,cin3,cin4,cin5:std_logic; begin u1:adder_1bit port map(ain=>ain1,bin=>bin1,cin=>cin1,co=>cin2,so=>so1); u2:adder_1bit port map(ain=>ain2,bin=>bin2,cin=>cin2,co=>cin3,so=>so2); u3:adder_1bit port map(ain=>ain3,bin=>bin3,cin=>cin3,co=>cin4,so=>so3); u4:adder_1bit port map(ain=>ain4,bin=>bin4,cin=>cin4,co=>cin5,so=>so4); end architecture;

-- This is a VHDL code for a 4-bit adder -- The code defines an entity named "adder_4bit" with 9 input ports and 5 output ports -- The entity uses 4 instances of a component named "adder_1bit" to ...

相关推荐

2.adder.zip_VHDL/FPGA/Verilog_VHDL_

4_Adder_Unique.rar_Quartus2_Quartus2 VHDL_并行的加法

All-optical adder/subtractor based on terahertz optical asymmetric demultiplexer

32bits_multiplier_adder.v

void OLED_ShowCHinese(u8 x,u8 y,u8 no) { u8 t,adder=0; OLED_Set_Pos(x,y); for(t=0;t<16;t++) { OLED_WR_Byte(Hzk[2*no][t],OLED_DATA); adder+=1; } OLED_Set_Pos(x,y+1); for(t=0;t<16;t++) { OLED_WR_Byte(Hzk[2*no+1][t],OLED_DATA); adder+=1; } }

解释以下代码：void OLED_ShowCHinese(u8 x,u8 y,u8 no) { u8 t,adder=0; OLED_SetPos(x,y); for(t=0;t<16;t++) { OLED_WR_Byte(Hzk[2*no][t],OLED_DATA); adder+=1; } OLED_SetPos(x,y+1); for(t=0;t<16;t++) { OLED_WR_Byte(Hzk[2*no+1][t],OLED_DATA); adder+=1; } }

最新推荐

数据库基础测验20241113.doc

黑板风格计算机毕业答辩PPT模板下载

管理建模和仿真的文件

提升点阵式液晶显示屏效率技术

在SoC芯片的射频测试中，ATE设备通常如何执行系统级测试以保证芯片量产的质量和性能一致？

CodeSandbox实现ListView快速创建指南

"互动学习：行动中的多样性与论文攻读经历"

点阵式显示屏常见故障诊断方法

名词性从句包括哪些类别？它们各自有哪些引导词？请结合例句详细解释。

Node.js脚本实现WXR文件到Postgres数据库帖子导入

void OLED_ShowCHinese(u8 x,u8 y,u8 no) { u8 t,adder=0; OLED_Set_Pos(x,y); for(t=0;t<16;t++) { OLED_WR_Byte(Hzk[2no][t],OLED_DATA); adder+=1; } OLED_Set_Pos(x,y+1); for(t=0;t<16;t++) { OLED_WR_Byte(Hzk[2no+1][t],OLED_DATA); adder+=1; } }

解释以下代码：void OLED_ShowCHinese(u8 x,u8 y,u8 no) { u8 t,adder=0; OLED_SetPos(x,y); for(t=0;t<16;t++) { OLED_WR_Byte(Hzk[2no][t],OLED_DATA); adder+=1; } OLED_SetPos(x,y+1); for(t=0;t<16;t++) { OLED_WR_Byte(Hzk[2no+1][t],OLED_DATA); adder+=1; } }