STM32F030CCT6芯片手册：ARM Cortex-M0微控制器

需积分: 14 169 浏览量更新于2024-07-15 收藏 1.04MB PDF 举报

"STM32F030CCT6是意法半导体（STMicroelectronics）生产的一款基于ARM Cortex-M0内核的32位微控制器，适用于多种嵌入式应用，尤其注重低功耗和高性价比。这款芯片提供16KB到256KB的闪存以及4KB到32KB带硬件奇偶校验的SRAM。它拥有丰富的外设接口，包括定时器、ADC、通信接口，并能在2.4V至3.6V的电压范围内工作。" STM32F030CCT6的主要特性包括： 1. **处理器核心**: 内置ARM Cortex-M0 CPU，工作频率最高可达48MHz，提供了高效能的计算能力。 2. **存储器**: 提供16KB到256KB的Flash内存，用于存储程序代码，以及4KB到32KB的SRAM，用于数据处理和临时存储，SRAM还带有硬件奇偶校验功能，提高了数据安全性。 3. **CRC计算单元**: 可用于检测和校验数据完整性。 4. **电源管理**: 支持数字和I/O电源供应，范围在2.4V至3.6V，同时具备模拟电源供应，同样在2.4V至3.6V之间。具有POR/PDR（上电/掉电复位）功能，以及睡眠、停止和待机三种低功耗模式。 5. **时钟管理**: 支持4MHz到32MHz的晶体振荡器，32kHz的RTC振荡器并可校准，内置8MHz RC振荡器可选6倍频，还有40kHz的RC振荡器。 6. **I/O端口**: 提供高达55个快速I/O端口，所有I/O可映射到外部中断向量，其中最多55个端口支持5V耐受能力，增强了系统的灵活性和兼容性。 7. **DMA控制器**: 包含5通道DMA控制器，可高效处理数据传输，减轻CPU负担。 8. **ADC**: 集成12位、1微秒ADC，最多16个输入通道，转换范围为0到3.6V，且ADC电源可单独设置在2.4V至3.6V之间。 9. **RTC与报警功能**: 配备日历实时钟，带有报警和周期性唤醒功能，可在停止或待机模式下保持工作。 10. **定时器**: 提供11个定时器，包括基本定时器、高级定时器和通用定时器，适用于各种定时和计数应用。此外，STM32F030CCT6还支持多种通信接口，如UART、SPI、I2C等，使其能够轻松连接到各种外设和传感器，广泛应用于物联网设备、消费电子、工业控制等领域。通过这些特性，STM32F030CCT6为设计者提供了强大的工具，以实现复杂而高效的嵌入式系统解决方案。

DocID024849 Rev 3 15/91

STM32F030x4/x6/x8/xC Functional overview

Figure 2. Clock tree

1. Applies to STM32F030x4/x6/xC devices.

2. Applies to STM32F030x8/xC devices.

3. Applies to STM32F030xC devices.

3.7 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as

input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the

GPIO pins are shared with digital or analog alternate functions.

06Y9

26&B,1

26&B287

26&B,1

26&B287

,:'*

3//08/

0&2

0DLQFORFN

RXWSXW

3//&/.

+6,

+6(

+&/.

3//&/.

$+%FRUHPHPRU\'0$

&RUWH[)&/.IUHHUXQFORFN

/6(

/6,

+6,

+6(

57&

3//65&

0&2

57&&/.

57&6(/

6<6&/.

7,0













)/,7)&/.

)ODVKPHPRU\

SURJUDPPLQJ

LQWHUIDFH

+6,

,&

86$57

/6(

+6,

6<6&/.

3&/.

6<6&/.

+6,

3&/.

&RUWH[

V\VWHPWLPHU

$3%

SHULSKHUDOV

/6,



/6(



3//12',9

0&235(

/6(

+6(

&66

/HJHQG

ZKLWH

FORFNWUHHFRQWUROHOHPHQW

FORFNOLQH

FRQWUROOLQH

EODFN

FORFNWUHHHOHPHQW



0+]

+6(26&











0+]

+6,5&

«

«

N+]

/6(26&

N+]

/6,5&

3//

[[

[

[[







86$576:

335(

335(+35(

,&6:

6<6&/.

+6,

0+]

+6,5&



$'&

0+]PD[

35(',9







&.02'(



Functional overview STM32F030x4/x6/x8/xC

16/91 DocID024849 Rev 3

The I/O configuration can be locked if needed following a specific sequence in order to

avoid spurious writing to the I/Os registers.

3.8 Direct memory access controller (DMA)

The 5-channel general-purpose DMA manages memory-to-memory, peripheral-to-memory

and memory-to-peripheral transfers.

The DMA supports circular buffer management, removing the need for user code

intervention when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with support for software

trigger on each channel. Configuration is made by software and transfer sizes between

source and destination are independent.

The DMA can be used with the main peripherals: SPI, I2C, USART, all TIMx timers (except

TIM14) and ADC.

3.9 Interrupts and events

3.9.1 Nested vectored interrupt controller (NVIC)

The STM32F0xx family embeds a nested vectored interrupt controller able to handle up to

32 maskable interrupt channels (not including the 16 interrupt lines of Cortex

-M0) and 4

priority levels.

• Closely coupled NVIC gives low latency interrupt processing

• Interrupt entry vector table address passed directly to the core

• Closely coupled NVIC core interface

• Allows early processing of interrupts

• Processing of late arriving higher priority interrupts

• Support for tail-chaining

• Processor state automatically saved

• Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt

latency.

3.9.2 Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of 32 edge detector lines used to generate

interrupt/event requests and wake-up the system. Each line can be independently

configured to select the trigger event (rising edge, falling edge, both) and can be masked

independently. A pending register maintains the status of the interrupt requests. The EXTI

can detect an external line with a pulse width shorter than the internal clock period. Up to 55

GPIOs can be connected to the 16 external interrupt lines.

DocID024849 Rev 3 17/91

STM32F030x4/x6/x8/xC Functional overview

3.10 Analog to digital converter (ADC)

The 12-bit analog to digital converter has up to 16 external and two internal (temperature

sensor, voltage reference measurement) channels and performs conversions in single-shot

or scan modes. In scan mode, automatic conversion is performed on a selected group of

analog inputs.

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one,

some or all selected channels. An interrupt is generated when the converted voltage is

outside the programmed thresholds.

3.10.1 Temperature sensor

The temperature sensor (TS) generates a voltage V

SENSE

that varies linearly with

temperature.

The temperature sensor is internally connected to the ADC_IN16 input channel which is

used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall

accuracy of the temperature measurement. As the offset of the temperature sensor varies

from chip to chip due to process variation, the uncalibrated internal temperature sensor is

suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is

individually factory-calibrated by ST. The temperature sensor factory calibration data are

stored by ST in the system memory area, accessible in read-only mode.

3.10.2 Internal voltage reference (V

REFINT

)

The internal voltage reference (V

REFINT

) provides a stable (bandgap) voltage output for the

ADC. V

REFINT

is internally connected to the ADC_IN17 input channel. The precise voltage

of V

REFINT

is individually measured for each part by ST during production test and stored in

the system memory area. It is accessible in read-only mode.

Table 3. Temperature sensor calibration values

Calibration value name Description Memory address

TS_CAL1

TS ADC raw data acquired at a

temperature of 30 °C (± 5 °C),

DDA

= 3.3 V (± 10 mV)

0x1FFF F7B8 - 0x1FFF F7B9

Table 4. Internal voltage reference calibration values

Calibration value name Description Memory address

VREFINT_CAL

Raw data acquired at a

temperature of 30 °C (± 5 °C),

DDA

= 3.3 V (± 10 mV)

0x1FFF F7BA - 0x1FFF F7BB

DocID024849 Rev 3 19/91

STM32F030x4/x6/x8/xC Functional overview

3.11.2 General-purpose timers (TIM3, TIM14..17)

There are four or five synchronizable general-purpose timers embedded in the

STM32F030x4/x6/x8/xC devices (see

Table 5 for differences). Each general-purpose timer

can be used to generate PWM outputs, or as simple time base.

TIM3

STM32F030x4/x6/x8/xC devices feature one synchronizable 4-channel general-purpose

timer. TIM3 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. It

features four independent channels each for input capture/output compare, PWM or

one-pulse mode output. This gives up to 12 input captures/output compares/PWMs on the

largest packages.

The TIM3 general-purpose timer can work with the TIM1 advanced-control timer via the

Timer Link feature for synchronization or event chaining.

TIM3 has an independent DMA request generation.

This timer is capable of handling quadrature (incremental) encoder signals and the digital

outputs from 1 to 3 hall-effect sensors.

The counter can be frozen in debug mode.

TIM14

This timer is based on a 16-bit auto-reload upcounter and a 16-bit prescaler.

TIM14 features one single channel for input capture/output compare, PWM or one-pulse

mode output.

Its counter can be frozen in debug mode.

TIM15, TIM16 and TIM17

These timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler.

TIM15 has two independent channels, whereas TIM16 and TIM17 feature one single

channel for input capture/output compare, PWM or one-pulse mode output.

The TIM15, TIM16 and TIM17 timers can work together, and TIM15 can also operate

withTIM1 via the Timer Link feature for synchronization or event chaining.

TIM15 can be synchronized with TIM16 and TIM17.

TIM15, TIM16 and TIM17 have a complementary output with dead-time generation and

independent DMA request generation.

Their counters can be frozen in debug mode.

3.11.3 Basic timers TIM6 and TIM7

These timers can be used as a generic 16-bit time base.

3.11.4 Independent watchdog (IWDG)

The independent watchdog is based on an 8-bit prescaler and 12-bit downcounter with

user-defined refresh window. It is clocked from an independent 40 kHz internal RC and as it

operates independently from the main clock, it can operate in Stop and Standby modes. It

剩余91页未读，继续阅读

天不知名

粉丝: 55
资源: 38

STM32F030CCT6芯片手册：ARM Cortex-M0微控制器

STM32F030C8T6 最小系统原理图.pdf

STM32F030C8T6库函数模版

STM32F030CCT6，32KB RAM,256KB Flash，6个串口(DMA支持)，可跑操作系统-STM32F030CCT6.zip

stm32f030cct6 应用手册

stm32f030cct6程序代码

STM32L431CCT6的库文件在哪下载

gd32f303cct6和stm32f103c8t6

给我写一段stm32f030cct6串口4的中断服务程序，

最新资源