MT9V034宽视角数码图像传感器功能详解

需积分: 47 26 浏览量更新于2024-07-17 收藏 1.34MB PDF 举报

"MT9V034是一款1/3英寸宽电压型CMOS数字图像传感器，由Aptina公司设计。该器件采用先进的Digital Clarity CMOS成像技术，提供752x480像素的分辨率（共计360,960像素），采用了True SNAP全局快门光敏二极管，确保了同时进行积分和读出，提高了图像的清晰度和响应速度。它支持两种模式：逐行（progressive）或交错（interlaced）读取，适用于彩色和近红外增强性能，即使在非可见光环境下也能表现出色。这款传感器特别强调高 shutter efficiency，大于99%，这意味着在有限的曝光时间内可以捕获更多的光线，从而提高图像质量。其通信接口简单，仅需两根线即可实现串行数据传输，大大简化了硬件设计。MT9V034还具备实时曝光控制功能，通过双寄存器集实现动态调整，以及注册锁定能力，确保图像处理的稳定性和一致性。用户可以根据需求选择窗口大小，从QVGA、CIF到QCIF，数据传输速率可根据不同的窗口设置独立调整。此外，所有产品规格和描述可能会根据Aptina公司的政策进行无通知更新，因此获取最新的信息时建议访问Aptina官方网站www.aptina.com，查阅最新版本的数据表（DS-Rev.A10/08EN）以获取最准确的技术细节和注意事项。 MT9V034是一款高性能、灵活且易于集成的图像传感器，广泛应用于安防监控、工业自动化、无人机和消费电子等领域，对于探测器开发具有很高的实用价值。"

PDF: 09005aef8366edcb/Source: 09005aef8366ede5 Aptina Imaging reserves the right to change products or specifications without notice.

MT9V034_DS - Rev. A 10/08 EN

MT9V034: 1/3-Inch Wide-VGA Digital Image Sensor

Output Data Format

Aptina Confidential and Proprietary

Sensor timing is shown above in terms of pixel clock and master clock cycles (refer to

Figure 7 on page 13). The recommended master clock frequency is 26.66 MHz. The

vertical blanking and the total frame time equations assume that the integration time

(Coarse Shutter Width plus Fine Shutter Width) is less than the number of active rows

plus the blanking rows minus the overhead rows:

Window Height + Vertical Blanking – 2 (EQ 1)

If this is not the case, the number of integration rows must be used instead to determine

the frame time, as shown in Table 5. In this example it is assumed that the Coarse Shutter

Width Control is programmed with 523 rows, and the Fine Shutter Width Total is zero.

For Simultaneous mode, if the exposure time registers (Coarse Shutter Width Total plus

Fine Shutter Width Total) exceed the total readout time, then the vertical blanking time

is internally extended automatically to adjust for the additional integration time

required. This extended value is not written back to the vertical blanking registers. The

Vertical Blank register can be used to adjust frame-to-frame readout time. This register

does not affect the exposure time but it may extend the readout time.

Notes: 1. The MT9V034 uses column parallel analog-digital converters, thus short row timing is not possible.

The minimum total row time is 690 columns (horizontal width + horizontal blanking). The mini-

mum horizontal blanking is 61. When the window width is set below 627, horizontal blanking

must be increased.

A+Q Row time Context A: R0x04 + R0x05

Context B: R0xCC + R0xCD

846 pixel clocks

= 846 master

= 31.72µs

V Vertical blanking Context A: (R0x06) x (A + Q) + 4

Context B: (R0xCE) x (A + Q) + 4

38,074 pixel clocks

= 38,074 master

= 1.43ms

Nrows x (A + Q) Frame valid time Context A: (R0x03) × (A + Q)

Context B: (R0xCB) x (A + Q)

406,080 pixel clocks

= 406,080 master

= 15.23ms

F Total frame time V + (Nrows x (A + Q)) 444,154 pixel clocks

= 444,154 master

= 16.66ms

Table 5: Frame Time—Long Integration Time

Parameter Name

Equation

(Number of Master Clock Cycles)

Default Timing

at 26.66 MHz

V’

Vertical blanking (long

integration time)

Context A: (R0x0B + 2 - R0x03) × (A + Q) + R0xD5 + 4

Context B: (R0xD2 + 2 - R0xCB) x (A + Q) + R0xD8 + 4

38,074 pixel clocks

= 38,074 master

= 1.43ms

Total frame time (long

integration time)

Context A: (R0x0B + 2) × (A + Q) + R0xD5 + 4

Context B: (R0xD2 + 2) x (A + Q) + R0xD8 + 4

444,154 pixel clocks

= 444,154 master

= 16.66ms

Table 4: Frame Time (continued)

Parameter Name Equation Default Timing at 26.66 MHz

PDF: 09005aef8366edcb/Source: 09005aef8366ede5 Aptina Imaging reserves the right to change products or specifications without notice.

MT9V034_DS - Rev. A 10/08 EN

MT9V034: 1/3-Inch Wide-VGA Digital Image Sensor

Serial Bus Description

Aptina Confidential and Proprietary

Serial Bus Description

Registers are written to and read from the MT9V034 through the two-wire serial inter-

face bus. The MT9V034 is a serial interface slave with four possible IDs (0x90, 0x98, 0xB0

and 0xB8) determined by the S_CTRL_ADR0 and S_CTRL_ADR1 input pins. Data is

transferred into the MT9V034 and out through the serial data (S

DATA

) line. The S

DATA

line is pulled up to V

off-chip by a 1.5KΩ resistor. Either the slave or master device can

pull the S

DATA

line down—the serial interface protocol determines which device is

allowed to pull the S

DATA

line down at any given time. The registers are 16-bit wide, and

can be accessed through 16- or 8-bit two-wire serial interface sequences.

Protocol

The two-wire serial interface defines several different transmission codes, as shown in

the following sequence:

1. a start bit

2. the slave device 8-bit address

3. a(n) (no) acknowledge bit

4. an 8-bit message

5. a stop bit

Start Bit

The start bit is defined as a HIGH-to-LOW transition of the data line while the clock line

is HIGH.

Slave Address

The 8-bit address of a two-wire serial interface device consists of 7 bits of address and

1 bit of direction. A “0” in the LSB of the address indicates write mode, and a “1” indi-

cates read mode. As indicated above, the MT9V034 allows four possible slave addresses

determined by the two input pins, S_CTRL_ADR0 and S_CTRL_ADR1.

Acknowledge Bit

The master generates the acknowledge clock pulse. The transmitter (which is the master

when writing, or the slave when reading) releases the data line, and the receiver indi-

cates an acknowledge bit by pulling the data line LOW during the acknowledge clock

pulse.

No-Acknowledge Bit

The no-acknowledge bit is generated when the data line is not pulled down by the

receiver during the acknowledge clock pulse. A no-acknowledge bit is used to terminate

a read sequence.

Stop Bit

The stop bit is defined as a LOW-to-HIGH transition of the data line while the clock line

is HIGH.

PDF: 09005aef8366edcb/Source: 09005aef8366ede5 Aptina Imaging reserves the right to change products or specifications without notice.

MT9V034_DS - Rev. A 10/08 EN

MT9V034: 1/3-Inch Wide-VGA Digital Image Sensor

Serial Bus Description

Aptina Confidential and Proprietary

Sequence

A typical READ or WRITE sequence begins by the master sending a start bit. After the

start bit, the master sends the slave device’s 8-bit address. The last bit of the address

determines if the request is a read or a write, where a “0” indicates a WRITE and a “1”

indicates a READ. The slave device acknowledges its address by sending an acknowledge

bit back to the master.

If the request was a WRITE, the master then transfers the 8-bit register address to which

a WRITE should take place. The slave sends an acknowledge bit to indicate that the

with the slave sending an acknowledge bit after each 8 bits. The MT9V034 uses 16-bit

data for its internal registers, thus requiring two 8-bit transfers to write to one register.

After 16 bits are transferred, the register address is automatically incremented, so that

the next 16 bits are written to the next register address. The master stops writing by

sending a start or stop bit.

A typical READ sequence is executed as follows. First the master sends the write mode

slave address and 8-bit register address, just as in the write request. The master then

sends a start bit and the read mode slave address. The master then clocks out the register

data 8 bits at a time. The master sends an acknowledge bit after each 8-bit transfer. The

transfer is stopped when the master sends a no-acknowledge bit. The MT9V034 allows

for 8-bit data transfers through the two-wire serial interface by writing (or reading) the

most significant 8 bits to the register and then writing (or reading) the least significant 8

bits to Byte-Wise Address register (0x0F0).

Bus Idle State

The bus is idle when both the data and clock lines are HIGH. Control of the bus is initi-

ated with a start bit, and the bus is released with a stop bit. Only the master can generate

the start and stop bits.

Data Bit Transfer

One data bit is transferred during each clock pulse. The two-wire serial interface clock

pulse is provided by the master. The data must be stable during the HIGH period of the

serial clock—it can only change when the two-wire serial interface clock is LOW. Data is

transferred 8 bits at a time, followed by an acknowledge bit.

Table 6: Slave Address Modes

{S_CTRL_ADR1, S_CTRL_ADR0} Slave Address Write/Read Mode

00 0x90 Write

0x91 Read

01 0x98 Write

0x99 Read

10 0xB0 Write

0xB1 Read

11 0xB8 Write

0xB9 Read

剩余81页未读，继续阅读

hducom

粉丝: 2
资源: 3

MT9V034宽视角数码图像传感器功能详解

mt9v034_datasheet

MT9V034.zip 英文原版与金山翻译中文版

AR0130CSCMOS数字图像传感器相关资料下载.pdf

B-L475E-IOT01A开发板怎么使用MT9V034摄像头模块

mt9v034摄像头

MT9V034 OV7725 对比

mt9v034数据手册

MT9V034的数据手册

${mt9v034}

基于英飞凌单片机和MT9V034摄像头的c语言sauvola算法

最新资源