![](https://csdnimg.cn/release/download_crawler_static/10192654/bg10.jpg)
xiv
Copyright © 2014 IEEE. All rights reserved.
45.2.1.7.4 Transmit fault (1.8.11).................................................... 18
45.2.1.7.5 Receive fault (1.8.10) ..................................................... 18
45.2.1.8 PMD transmit disable register (Register 1.9) .................................... 18
45.2.1.12 40G/100G PMA/PMD extended ability register (Register 1.13) ...... 20
45.2.1.12.1a 100GBASE-CR4 ability (1.13.14).................................. 20
45.2.1.12.1b 100GBASE-KR4 ability (1.13.13) ................................. 20
45.2.1.12.1c 100GBASE-KP4 ability (1.13.12).................................. 20
45.2.1.13a EEE capability (Register 1.16) .......................................................... 20
45.2.1.13a.1 100GBASE-CR4 EEE deep sleep supported (1.16.11).. 21
45.2.1.13a.2 100GBASE-KR4 EEE deep sleep supported (1.16.10).. 21
45.2.1.13a.3 100GBASE-KP4 EEE deep sleep supported (1.16.9) .... 21
45.2.1.13a.4 100GBASE-CR10 EEE deep sleep supported (1.16.8).. 21
45.2.1.13a.5 40GBASE-CR4 EEE deep sleep supported (1.16.1)...... 21
45.2.1.13a.6 40GBASE-KR4 EEE deep sleep supported (1.16.0)...... 21
45.2.1.79 BASE-R PMD control register (Register 1.150) ............................... 22
45.2.1.80 BASE-R PMD status register (Register 1.151) ................................. 22
45.2.1.81 BASE-R LP coefficient update, lane 0 register (Register 1.152) ...... 22
45.2.1.82 BASE-R LP status report, lane 0 register (Register 1.153) ............... 22
45.2.1.83 BASE-R LD coefficient update, lane 0 register (Register 1.154) ..... 22
45.2.1.84 BASE-R LD status report, lane 0 register (Register 1.155)............... 22
45.2.1.88a PMA overhead control 1, 2, and 3 registers
(Register 1.162 through 1.164) .......................................................... 23
45.2.1.88b PMA overhead status 1 and 2 registers (Register 1.165, 1.166)........ 23
45.2.1.92a RS-FEC control register (Register 1.200).......................................... 24
45.2.1.92a.1 FEC bypass indication enable (1.200.1)......................... 24
45.2.1.92a.2 FEC bypass correction enable (1.200.0)......................... 24
45.2.1.92b RS-FEC status register (Register 1.201)............................................ 25
45.2.1.92b.1 PCS align status (1.201.15) ............................................ 25
45.2.1.92b.2 RS-FEC align status (1.201.14)...................................... 25
45.2.1.92b.3 FEC AM lock 3 (1.201.11)............................................. 26
45.2.1.92b.4 FEC AM lock 2 (1.201.10)............................................. 26
45.2.1.92b.5 FEC AM lock 1 (1.201.9)............................................... 26
45.2.1.92b.6 FEC AM lock 0 (1.201.8)............................................... 26
45.2.1.92b.7 RS-FEC high SER (1.201.2)........................................... 26
45.2.1.92b.8 FEC bypass indication ability (1.201.1) ......................... 26
45.2.1.92b.9 FEC bypass correction ability (1.201.0)......................... 26
45.2.1.92c RS-FEC corrected codewords counter (Register 1.202, 1.203)......... 26
45.2.1.92d RS-FEC uncorrected codewords counter (Register 1.204, 1.205)..... 27
45.2.1.92e RS-FEC lane mapping register (Register 1.206) ............................... 27
45.2.1.92f RS-FEC symbol error counter lane 0 (Register 1.210, 1.211)........... 28
45.2.1.92g RS-FEC symbol error counter lane 1 through 3
(Register 1.212, 1.213, 1.214, 1.215, 1.216, 1.217) .......................... 28
45.2.1.92h RS-FEC BIP error counter lane 0 (Register 1.230) ........................... 28
45.2.1.92i RS-FEC BIP error counter, lane 1 through 19
(Registers 1.231 through 1.249) ........................................................ 28
45.2.1.92j RS-FEC PCS lane 0 mapping register (Register 1.250) .................... 29
45.2.1.92k RS-FEC PCS lanes 1 through 19 mapping registers
(Registers 1.251 through 1.269) ........................................................ 29
45.2.1.92l RS-FEC PCS alignment status 1 register (Register 1.280)................ 29
45.2.1.92l.1 Block 7 lock (1.280.7) .................................................... 30
45.2.1.92l.2 Block 6 lock (1.280.6) .................................................... 30
45.2.1.92l.3 Block 5 lock (1.280.5) .................................................... 30
45.2.1.92l.4 Block 4 lock (1.280.4) .................................................... 30
45.2.1.92l.5 Block 3 lock (1.280.3) .................................................... 30
Authorized licensed use limited to: University Town Library of Shenzhen. Downloaded on April 01,2015 at 01:54:35 UTC from IEEE Xplore. Restrictions apply.