PCIe gen 4 规范详解

pcie

需积分: 0 190 浏览量更新于2024-06-20 3 收藏 20.21MB PDF 举报

身份认证购VIP最低享 7 折!

领优惠券(最高得80元）

"PCIe gen 4 spec 是 PCI Express（PCIe）的第四代规范，主要特点是数据传输速率的显著提升。" PCIe（Peripheral Component Interconnect Express）是一种高速接口标准，广泛应用于计算机系统，用于连接扩展卡如显卡、网卡、硬盘等设备。PCIe gen 4规范是该技术的最新发展，它在gen 3的基础上进行了多项改进和性能增强。 PCIe gen 4.0 Version 1.0 规范发布于2017年9月27日，它带来了以下关键变化和特性： 1. **数据传输速率翻倍**：与PCIe gen 3相比，gen 4的传输速率翻倍，达到16 GT/s（吉比特每秒）。这意味着每个通道可以提供16 Gbps的带宽，双通道（x2）接口为32 Gbps，而全尺寸的x16接口则可提供高达32 Gbps * 16 = 512 Gbps，即64 GB/s的实际双向吞吐量。 2. **更低的功耗和更高的能效**：通过优化信号处理和电源管理，gen 4在提高速度的同时，也致力于减少功率消耗，以适应更广泛的设备需求。 3. **增强的错误检测和报告**：PCIe gen 4包含了对错误报告和纠正功能的改进，例如内部错误报告、多播、原子操作、可调整大小的BAR（基址寄存器）能力、动态功率分配、基于ID的排序、延迟容忍报告等，这些都提高了系统的可靠性和稳定性。 4. **更好的信号完整性和兼容性**：随着速度的提升，信号完整性成为一大挑战。gen 4规范引入了新的信号编码技术，如前向纠错（FEC）来增强信号质量，同时确保与gen 3设备的兼容性。 5. **Alternative Routing-ID Interpretation (ARI)**：ARI是PCIe的一个特性，允许在多条路径之间透明地路由事务，提高了系统架构的灵活性和扩展性。 6. **Resizable BAR**：这一特性允许系统动态调整设备的内存映射区域大小，从而优化资源分配和提高性能。 7. **Latency Tolerance Reporting**：延迟容忍报告提供了关于设备对延迟变化容忍度的信息，有助于系统进行更精细的调度和优化。 PCIe gen 4规范的实施，对于高性能计算、数据中心、存储和图形处理等领域具有重要意义，因为它显著提高了设备间的通信速度，提升了整体系统性能。随着技术的不断发展，我们还可以期待未来的PCIe gen 5及更高版本，继续推动计算机硬件的性能边界。

资源详情

资源推荐

PCI Express Base Specification, Rev. 4.0 Version 1.0

10.3.5 Invalidate Flow Control .................................................................................... 1191

10.3.6 Invalidate Ordering Semantics ......................................................................... 1192

10.3.7 Implicit Invalidation Events .............................................................................. 1193

10.3.8 PASID TLP Prefix and Global Invalidate ........................................................ 1194

10.4 PAGE REQUEST SERVICES .......................................................................................... 1195

10.4.1 Page Request Message ...................................................................................... 1196

10.4.2 Page Request Group Response Message .......................................................... 1200

10.5 CONFIGURATION ........................................................................................................ 1202

10.5.1 ATS Extended Capability Structure .................................................................. 1202

10.5.2 Page Request Extended Capability Structure ................................................... 1205

A. ISOCHRONOUS APPLICATIONS ................................................................................. 1212

A.1. INTRODUCTION .......................................................................................................... 1212

A.2. ISOCHRONOUS CONTRACT AND CONTRACT PARAMETERS ......................................... 1214

A.2.1. Isochronous Time Period and Isochronous Virtual Timeslot ........................... 1215

A.2.2. Isochronous Payload Size ................................................................................. 1216

A.2.3. Isochronous Bandwidth Allocation ................................................................... 1216

A.2.4. Isochronous Transaction Latency ..................................................................... 1217

A.2.5. An Example Illustrating Isochronous Parameters ............................................ 1218

A.3. ISOCHRONOUS TRANSACTION RULES ......................................................................... 1219

A.4. TRANSACTION ORDERING .......................................................................................... 1219

A.5. ISOCHRONOUS DATA COHERENCY ............................................................................. 1219

A.6. FLOW CONTROL ......................................................................................................... 1220

A.7. CONSIDERATIONS FOR BANDWIDTH ALLOCATION ..................................................... 1220

A.7.1. Isochronous Bandwidth of PCI Express Links.................................................. 1220

A.7.2. Isochronous Bandwidth of Endpoints ............................................................... 1220

A.7.3. Isochronous Bandwidth of Switches ................................................................. 1220

A.7.4. Isochronous Bandwidth of Root Complex......................................................... 1221

A.8. CONSIDERATIONS FOR PCI EXPRESS COMPONENTS ................................................... 1221

A.8.1. An Endpoint as a Requester .............................................................................. 1221

A.8.2. An Endpoint as a Completer ............................................................................. 1221

A.8.3. Switches............................................................................................................. 1222

A.8.4. Root Complex .................................................................................................... 1223

B. SYMBOL ENCODING .................................................................................................... 1224

C. PHYSICAL LAYER APPENDIX .................................................................................... 1233

C.1. 8B/10B DATA SCRAMBLING EXAMPLE ....................................................................... 1233

C.2. 128B/130B DATA SCRAMBLING EXAMPLE ................................................................. 1239

D. REQUEST DEPENDENCIES .......................................................................................... 1242

E. ID-BASED ORDERING USAGE .................................................................................... 1245

E.1. INTRODUCTION .......................................................................................................... 1245

E.2. POTENTIAL BENEFITS WITH IDO USE ........................................................................ 1246

E.2.1. Benefits for MFD/RP Direct Connect ............................................................... 1246

E.2.2. Benefits for Switched Environments ................................................................. 1246

E.2.3. Benefits for Integrated Endpoints ..................................................................... 1247

PCI Express Base Specification, Rev. 4.0 Version 1.0

E.2.4. IDO Use in Conjunction with RO ..................................................................... 1247

E.3. WHEN TO USE IDO .................................................................................................... 1247

E.4. WHEN NOT TO USE IDO ............................................................................................ 1248

E.4.1. When Not to Use IDO with Endpoints .............................................................. 1248

E.4.2. When Not to Use IDO with Root Ports ............................................................. 1248

E.5. SOFTWARE CONTROL OF IDO USE ............................................................................. 1249

E.5.1. Software Control of Endpoint IDO Use ............................................................ 1249

E.5.2. Software Control of Root Port IDO Use ........................................................... 1250

F. MESSAGE CODE USAGE .............................................................................................. 1251

G. PROTOCOL MULTIPLEXING ................................................................................... 1253

G.1. PROTOCOL MULTIPLEXING INTERACTIONS WITH PCI EXPRESS ................................. 1256

G.2. PMUX PACKETS ........................................................................................................ 1261

G.3. PMUX PACKET LAYOUT ........................................................................................... 1262

G.3.1. PMUX Packet Layout for 8b/10b Encoding ..................................................... 1262

G.3.2. PMUX Packet Layout at 128b/130b Encoding ................................................. 1264

G.4. PMUX CONTROL ....................................................................................................... 1267

G.5. PMUX EXTENDED CAPABILITY ................................................................................. 1267

G.5.1. PCI Express Extended Header (Offset 00h) ..................................................... 1268

G.5.2. PMUX Capability Register (Offset 04h) ........................................................... 1269

G.5.3. PMUX Control Register (Offset 08h) ............................................................... 1270

G.5.4. PMUX Status Register (Offset 0Ch) ................................................................. 1272

G.5.5. PMUX Protocol Array (Offsets 10h Through 48h) .......................................... 1275

H. FLOW CONTROL UPDATE LATENCY AND ACK UPDATE LATENCY

CALCULATIONS .................................................................................................................... 1277

H.1. FLOW CONTROL UPDATE LATENCY ........................................................................... 1277

H.2. ACK LATENCY ........................................................................................................... 1279

ACKNOWLEDGEMENTS ...................................................................................................... 1282

PCI Express Base Specification, Rev. 4.0 Version 1.0

Figures

FIGURE 1-1: PCI EXPRESS LINK .................................................................................................... 56

FIGURE 1-2: EXAMPLE TOPOLOGY ................................................................................................ 57

FIGURE 1-3: LOGICAL BLOCK DIAGRAM OF A SWITCH ................................................................. 61

FIGURE 1-4: HIGH-LEVEL LAYERING DIAGRAM ........................................................................... 63

FIGURE 1-5: PACKET FLOW THROUGH THE LAYERS ..................................................................... 64

FIGURE 2-1: LAYERING DIAGRAM HIGHLIGHTING THE TRANSACTION LAYER .............................. 69

FIGURE 2-2: SERIAL VIEW OF A TLP ............................................................................................. 72

FIGURE 2-3: GENERIC TLP FORMAT ............................................................................................. 73

FIGURE 2-4: FIELDS PRESENT IN ALL TLPS .................................................................................. 74

FIGURE 2-5: FIELDS PRESENT IN ALL TLP HEADERS .................................................................... 75

FIGURE 2-6: EXAMPLES OF COMPLETER TARGET MEMORY ACCESS FOR FETCHADD ................... 80

FIGURE 2-7: 64-BIT ADDRESS ROUTING ........................................................................................ 82

FIGURE 2-8: 32-BIT ADDRESS ROUTING ........................................................................................ 82

FIGURE 2-9: ID ROUTING WITH 4 DW HEADER ............................................................................ 84

FIGURE 2-10: ID ROUTING WITH 3 DW HEADER .......................................................................... 84

FIGURE 2-11: LOCATION OF BYTE ENABLES IN TLP HEADER ....................................................... 85

FIGURE 2-12: TRANSACTION DESCRIPTOR .................................................................................... 88

FIGURE 2-13: TRANSACTION ID .................................................................................................... 88

FIGURE 2-14: ATTRIBUTES FIELD OF TRANSACTION DESCRIPTOR ................................................ 95

FIGURE 2-15: REQUEST HEADER FORMAT FOR 64-BIT ADDRESSING OF MEMORY ........................ 98

FIGURE 2-16: REQUEST HEADER FORMAT FOR 32-BIT ADDRESSING OF MEMORY ........................ 98

FIGURE 2-17: REQUEST HEADER FORMAT FOR I/O TRANSACTIONS .............................................. 99

FIGURE 2-18: REQUEST HEADER FORMAT FOR CONFIGURATION TRANSACTIONS ...................... 100

FIGURE 2-19: TPH TLP PREFIX .................................................................................................. 101

FIGURE 2-20: LOCATION OF PH[1:0] IN A 4 DW REQUEST HEADER ........................................... 101

FIGURE 2-21: LOCATION OF PH[1:0] IN A 3 DW REQUEST HEADER ........................................... 102

FIGURE 2-22: LOCATION OF ST[7:0] IN THE MEMORY WRITE REQUEST HEADER ....................... 102

FIGURE 2-23: LOCATION OF ST[7:0] IN MEMORY READ AND ATOMICOP REQUEST HEADERS ... 103

FIGURE 2-24: MESSAGE REQUEST HEADER ................................................................................ 105

FIGURE 2-25: HEADER FOR VENDOR-DEFINED MESSAGES ......................................................... 114

FIGURE 2-26: HEADER FOR PCI-SIG-DEFINED VDMS ................................................................ 116

FIGURE 2-27: LN MESSAGE ......................................................................................................... 117

FIGURE 2-28: DRS MESSAGE ...................................................................................................... 118

FIGURE 2-29: FRS MESSAGE ...................................................................................................... 120

FIGURE 2-30: HIERARCHY ID MESSAGE ..................................................................................... 121

FIGURE 2-31: LTR MESSAGE ...................................................................................................... 123

FIGURE 2-32: OBFF MESSAGE ................................................................................................... 123

FIGURE 2-33: PTM REQUEST/RESPONSE MESSAGE ..................................................................... 124

FIGURE 2-34: PTM RESPONSED MESSAGE (4 DW HEADER AND 1 DW PAYLOAD) ...................... 125

FIGURE 2-35: COMPLETION HEADER FORMAT ............................................................................ 126

FIGURE 2-36: (NON-ARI) COMPLETER ID .................................................................................. 126

FIGURE 2-37: ARI COMPLETER ID .............................................................................................. 127

FIGURE 2-38: FLOWCHART FOR HANDLING OF RECEIVED TLPS ................................................. 133

FIGURE 2-39: FLOWCHART FOR SWITCH HANDLING OF TLPS ..................................................... 135

PCI Express Base Specification, Rev. 4.0 Version 1.0

FIGURE 2-40: FLOWCHART FOR HANDLING OF RECEIVED REQUEST ........................................... 140

FIGURE 2-41: EXAMPLE COMPLETION DATA WHEN SOME BYTE ENABLES ARE 0B ..................... 144

FIGURE 2-42: VIRTUAL CHANNEL CONCEPT – AN ILLUSTRATION .............................................. 156

FIGURE 2-43: VIRTUAL CHANNEL CONCEPT – SWITCH INTERNALS (UPSTREAM FLOW) ............. 157

FIGURE 2-44: AN EXAMPLE OF TC/VC CONFIGURATIONS .......................................................... 159

FIGURE 2-45: RELATIONSHIP BETWEEN REQUESTER AND ULTIMATE COMPLETER ..................... 160

FIGURE 2-46: CALCULATION OF 32-BIT ECRC FOR TLP END TO END DATA INTEGRITY

PROTECTION ........................................................................................................................ 177

FIGURE 3-1: LAYERING DIAGRAM HIGHLIGHTING THE DATA LINK LAYER ................................ 185

FIGURE 3-2: DATA LINK CONTROL AND MANAGEMENT STATE MACHINE .................................. 188

FIGURE 3-3: VC0 FLOW CONTROL INITIALIZATION EXAMPLE WITH 8B/10B ENCODING-BASED

FRAMING ............................................................................................................................. 196

FIGURE 3-4: DLLP TYPE AND CRC FIELDS ................................................................................ 198

FIGURE 3-5: DATA LINK LAYER PACKET FORMAT FOR ACK AND NAK ....................................... 201

FIGURE 3-6: NOP DATA LINK LAYER PACKET FORMAT ............................................................. 201

FIGURE 3-7: DATA LINK LAYER PACKET FORMAT FOR INITFC1 ................................................ 201

FIGURE 3-8: DATA LINK LAYER PACKET FORMAT FOR INITFC2 ................................................ 201

FIGURE 3-9: DATA LINK LAYER PACKET FORMAT FOR UPDATEFC ............................................ 202

FIGURE 3-10: PM DATA LINK LAYER PACKET FORMAT ............................................................. 202

FIGURE 3-11: VENDOR-SPECIFIC DATA LINK LAYER PACKET FORMAT ...................................... 202

FIGURE 3-12: DATA LINK FEATURE DLLP ................................................................................. 202

FIGURE 3-13: DIAGRAM OF CRC CALCULATION FOR DLLPS ..................................................... 204

FIGURE 3-14: TLP WITH LCRC AND TLP SEQUENCE NUMBER APPLIED ................................... 204

FIGURE 3-15: TLP FOLLOWING APPLICATION OF TLP SEQUENCE NUMBER AND RESERVED BITS

............................................................................................................................................. 207

FIGURE 3-16: CALCULATION OF LCRC ...................................................................................... 209

FIGURE 3-17: RECEIVED DLLP ERROR CHECK FLOWCHART ...................................................... 215

FIGURE 3-18: ACK/NAK DLLP PROCESSING FLOWCHART .......................................................... 216

FIGURE 3-19: RECEIVE DATA LINK LAYER HANDLING OF TLPS ................................................ 220

FIGURE 4-1: LAYERING DIAGRAM HIGHLIGHTING PHYSICAL LAYER .......................................... 225

FIGURE 4-2: CHARACTER TO SYMBOL MAPPING ......................................................................... 226

FIGURE 4-3: BIT TRANSMISSION ORDER ON PHYSICAL LANES - X1 EXAMPLE ............................ 227

FIGURE 4-4: BIT TRANSMISSION ORDER ON PHYSICAL LANES - X4 EXAMPLE ............................ 227

FIGURE 4-5: TLP WITH FRAMING SYMBOLS APPLIED ................................................................. 230

FIGURE 4-6: DLLP WITH FRAMING SYMBOLS APPLIED .............................................................. 231

FIGURE 4-7: FRAMED TLP ON A X1 LINK .................................................................................... 231

FIGURE 4-8: FRAMED TLP ON A X2 LINK .................................................................................... 232

FIGURE 4-9: FRAMED TLP ON A X4 LINK .................................................................................... 232

FIGURE 4-10: LFSR WITH 8B/10B SCRAMBLING POLYNOMIAL ................................................... 234

FIGURE 4-11: EXAMPLE OF BIT TRANSMISSION ORDER IN A X1 LINK SHOWING 130 BITS OF A

BLOCK ................................................................................................................................. 235

FIGURE 4-12: EXAMPLE OF BIT PLACEMENT IN A X4 LINK WITH ONE BLOCK PER LANE ............ 236

FIGURE 4-13: LAYOUT OF FRAMING TOKENS .............................................................................. 239

FIGURE 4-14: TLP AND DLLP LAYOUT ...................................................................................... 241

FIGURE 4-15: PACKET TRANSMISSION IN A X8 LINK ................................................................... 241

FIGURE 4-16: NULLIFIED TLP LAYOUT IN A X8 LINK WITH OTHER PACKETS ............................. 242

PCI Express Base Specification, Rev. 4.0 Version 1.0

FIGURE 4-17: SKP ORDERED SET OF LENGTH 66-BIT IN A X8 LINK ............................................ 242

FIGURE 4-18: LFSR WITH SCRAMBLING POLYNOMIAL IN 8.0 GT/S AND ABOVE DATA RATE .... 250

FIGURE 4-19: ALTERNATE IMPLEMENTATION OF THE LFSR FOR DESCRAMBLING ...................... 252

FIGURE 4-20: 8.0 GT/S EQUALIZATION FLOW ............................................................................. 260

FIGURE 4-21: 16.0 GT/S EQUALIZATION FLOW ........................................................................... 261

FIGURE 4-22: ELECTRICAL IDLE EXIT ORDERED SET FOR 8.0 GT/S AND ABOVE DATA RATES ... 273

FIGURE 4-23: MAIN STATE DIAGRAM FOR LINK TRAINING AND STATUS STATE MACHINE ........ 288

FIGURE 4-24: DETECT SUBSTATE MACHINE ............................................................................... 290

FIGURE 4-25: POLLING SUBSTATE MACHINE .............................................................................. 301

FIGURE 4-26: CONFIGURATION SUBSTATE MACHINE .................................................................. 317

FIGURE 4-27: RECOVERY SUBSTATE MACHINE ........................................................................... 344

FIGURE 4-28: L0S SUBSTATE MACHINE ...................................................................................... 350

FIGURE 4-29: L1 SUBSTATE MACHINE ........................................................................................ 352

FIGURE 4-30: L2 SUBSTATE MACHINE ........................................................................................ 354

FIGURE 4-31: LOOPBACK SUBSTATE MACHINE ........................................................................... 359

FIGURE 4-32: RECEIVER NUMBER ASSIGNMENT ......................................................................... 376

FIGURE 4-33: SUPPORTED TOPOLOGIES ................................................................................. 390

FIGURE 4-34: RETIMER CLKREQ# CONNECTION TOPOLOGY .................................................... 420

FIGURE 5-1: LINK POWER MANAGEMENT STATE FLOW DIAGRAM ............................................. 428

FIGURE 5-2: ENTRY INTO THE L1 LINK STATE ............................................................................ 437

FIGURE 5-3: EXIT FROM L1 LINK STATE INITIATED BY UPSTREAM COMPONENT ........................ 440

FIGURE 5-4: CONCEPTUAL DIAGRAMS SHOWING TWO EXAMPLE CASES OF WAKE# ROUTING . 443

FIGURE 5-5: A CONCEPTUAL PME CONTROL STATE MACHINE .................................................. 447

FIGURE 5-6: L1 TRANSITION SEQUENCE ENDING WITH A REJECTION (L0S ENABLED) ................ 460

FIGURE 5-7: L1 SUCCESSFUL TRANSITION SEQUENCE ................................................................ 461

FIGURE 5-8: EXAMPLE OF L1 EXIT LATENCY COMPUTATION ..................................................... 463

FIGURE 5-9: STATE DIAGRAM FOR L1 PM SUBSTATES ................................................................ 468

FIGURE 5-10: DOWNSTREAM PORT WITH A SINGLE PLL ............................................................. 469

FIGURE 5-11: MULTIPLE DOWNSTREAM PORTS WITH A SHARED PLL ......................................... 470

FIGURE 5-12: EXAMPLE: L1.1 WAVEFORMS ILLUSTRATING UPSTREAM PORT INITIATED EXIT ... 472

FIGURE 5-13: EXAMPLE: L1.1 WAVEFORMS ILLUSTRATING DOWNSTREAM PORT INITIATED EXIT

............................................................................................................................................. 473

FIGURE 5-14: L1.2 SUBSTATES .................................................................................................... 474

FIGURE 5-15: EXAMPLE: ILLUSTRATION OF BOUNDARY CONDITION DUE TO DIFFERENT SAMPLING

CLKREQ# ...................................................................................................................... 475

FIGURE 5-16: EXAMPLE: L1.2 WAVEFORMS ILLUSTRATING UPSTREAM PORT INITIATED EXIT ... 477

FIGURE 5-17: EXAMPLE: L1.2 WAVEFORMS ILLUSTRATING DOWNSTREAM PORT INITIATED EXIT

............................................................................................................................................. 477

FIGURE 5-18: FUNCTION POWER MANAGEMENT STATE TRANSITIONS ....................................... 480

FIGURE 5-19: NON-BRIDGE FUNCTION POWER MANAGEMENT DIAGRAM .................................. 481

FIGURE 5-20: PCI EXPRESS BRIDGE POWER MANAGEMENT DIAGRAM ...................................... 486

FIGURE 6-1: ERROR CLASSIFICATION .......................................................................................... 501

FIGURE 6-2: FLOWCHART SHOWING SEQUENCE OF DEVICE ERROR SIGNALING AND LOGGING

OPERATIONS ........................................................................................................................ 518

FIGURE 6-3: PSEUDO LOGIC DIAGRAM FOR ERROR MESSAGE CONTROLS .................................. 519

FIGURE 6-4: TC FILTERING EXAMPLE ......................................................................................... 538

剩余1292页未读，继续阅读

Cassie729

粉丝: 0
资源: 1

会员权益专享

PCIe gen 4 规范详解

PCIe specification revison3.0.pdf

PCIe Gen5 Spec pdf

pcie 3.0的spec，懂的人都知道

pcie gen5 spec

pcie gen1 gen2 gen3 gen4

pcie gen5技术白皮书

PCIe gen4 协议

anlogic FPGA PCIe gen2x4理论最大传输速率

详细介绍pcie gen1

pcie gen1 gen2 gen3 gen4区别

pcie gen1 gen2 gen3区别

PCIE gen2*4接口性能

pcie gen3 symbol对齐 align

PCI Express (PCIe) Gen2 x4 接口的理论最大传输速率怎么计算

PCI Express (PCIe) Gen2 x4 接口的理论最大传输速率为 20 Gbps是怎么计算出来的

pcie mini card spec

PCI Express (PCIe) Gen2 x4 接口的理论最大传输速率是怎么计算出来的

gen2x4理论传输速率

pcie 4.0 spec pdf

Edge TPU 支持PCIE几

会员权益专享

最新资源