没有合适的资源?快使用搜索试试~ 我知道了~
首页eMMC4.5接口协议详解:JEDEC标准与存储技术
eMMC4.5接口协议详解:JEDEC标准与存储技术
5星 · 超过95%的资源 需积分: 50 56 下载量 116 浏览量
更新于2024-07-27
收藏 3.76MB PDF 举报
"嵌入式多媒体卡(eMMC)4.5版本电气标准"
eMMC(Embedded Multi-Media Card)是由JEDEC固态技术协会制定的一种接口协议,它定义了存储器和主机之间的通信标准。eMMC4.5是该协议的一个重要版本,发布于2011年6月,其目标在于提升移动设备中存储解决方案的性能和可靠性,同时简化设计流程,促进不同厂商产品间的互换性。
eMMC4.5协议主要包含以下几个关键知识点:
1. **接口速度提升**:相较于之前的版本,eMMC4.5在数据传输速度上有了显著提升。它支持高达400MB/s的数据传输速率,这使得快速读写大量数据成为可能,尤其对于处理高清视频、大型游戏和应用程序等高带宽需求的场景非常有利。
2. **命令集增强**:eMMC4.5引入了更多高级命令,如多块读写、队列管理、以及对错误校正码(ECC)的支持。这些命令使得存储设备能更高效地处理并发操作,提高系统响应速度。
3. **电源管理优化**:考虑到移动设备的电池寿命,eMMC4.5协议在电源管理方面进行了改进。它支持低功耗模式,能够在不使用时降低功耗,从而延长设备的电池使用时间。
4. **故障恢复机制**:eMMC4.5协议增强了错误检测和恢复机制,通过更强的ECC功能来纠正读取错误,保证数据的完整性。此外,还引入了坏块管理和磨损平衡算法,以延长存储单元的使用寿命。
5. **安全特性**:eMMC4.5包含了加密和安全访问控制功能,可以保护存储在其中的敏感数据,防止未经授权的访问和篡改。
6. **兼容性**:尽管eMMC4.5增加了新功能,但仍然保持与早期版本的向后兼容性,允许设备制造商在不影响旧产品的情况下采用新技术。
7. **硬件集成**:eMMC4.5标准的设备将存储控制器集成在封装内部,降低了系统级设计的复杂性,使得硬件设计者可以更专注于其他核心功能的开发。
8. **测试与验证**:JEDEC标准还包括了一套完整的测试规范,确保所有遵循eMMC4.5协议的产品都能达到预设的性能和可靠性标准。
eMMC4.5协议是移动设备和嵌入式系统中存储接口的重要里程碑,它通过提供高速、高效、可靠的存储解决方案,推动了移动设备行业的快速发展。这个标准不仅提升了用户体验,也为制造商提供了标准化的设计平台,降低了开发成本。
JEDEC Standard No. 84-B45
-xii-
EMBEDDED MULTI-MEDIA CARD (e•MMC), ELECTRICAL STANDARD (4.5 Device)
List of Tables (cont'd)
Page
Table 33 - RTC_INFO_TYPE Field Description ....................................................................................... 83
Table 34 - Command Format ...................................................................................................................... 88
Table 35 - Supported Device command classes (0–56) .............................................................................. 89
Table 36 - Basic commands (class 0 and class 1) ....................................................................................... 90
Table 37 - Block-oriented read commands (class 2) ................................................................................... 91
Table 38 - Class 3 commands ..................................................................................................................... 91
Table 39 - Block-oriented write commands (class 4) ................................................................................. 92
Table 40 - Block-oriented write protection commands (class 6) ................................................................ 94
Table 41 - Erase commands (class 5) .......................................................................................................... 95
Table 42- I/O mode commands (class 9) .................................................................................................... 96
Table 43 - Lock Device commands (class 7) .............................................................................................. 96
Table 44 - Application-specific commands (class 8) .................................................................................. 96
Table 45 - Device state transitions .............................................................................................................. 97
Table 46 - R1 response ............................................................................................................................... 99
Table 47 - R2 response ............................................................................................................................... 99
Table 48 - R3 Response ............................................................................................................................ 100
Table 49 - R4 response ............................................................................................................................. 100
Table 50 - R5 response ............................................................................................................................. 100
Table 51 - Device status ............................................................................................................................ 102
Table 52 - Device Status field/command - cross reference ....................................................................... 104
Table 53 - Response 1 Status Bit Valid .................................................................................................... 105
Table 54 - Timing Parameters ................................................................................................................... 116
Table 55 – Timing Parameters for HS200 mode ...................................................................................... 117
Table 56 - H/W reset timing parameters ................................................................................................... 120
Table 57 - OCR register definitions .......................................................................................................... 121
Table 58 - CID Fields ............................................................................................................................... 122
Table 59 - Device Types ........................................................................................................................... 122
Table 60 - CSD Fields ............................................................................................................................... 124
Table 61 - CSD register structure ............................................................................................................. 125
Table 62 - System specification version ................................................................................................... 125
Table 63 - TAAC access-time definition .................................................................................................. 125
Table 64 - Maximum bus clock frequency definition ............................................................................... 126
Table 65 - Supported Device command classes ........................................................................................ 126
Table 66 - Data block length ..................................................................................................................... 127
Table 67 - DSR implementation code table .............................................................................................. 127
Table 68 - V
DD
(min) current consumption ............................................................................................... 128
Table 69 - V
DD
(max) current consumption .............................................................................................. 128
Table 70 - Multiplier factor for device size .............................................................................................. 129
Table 71 - R2W_FACTOR ....................................................................................................................... 130
Table 72 - File formats .............................................................................................................................. 131
Table 73 - ECC type ................................................................................................................................. 131
Table 74 - CSD field command classes .................................................................................................... 132
Table 75 - Extended CSD ......................................................................................................................... 134
JEDEC Standard No. 84-B45
-xiii-
EMBEDDED MULTI-MEDIA CARD (e•MMC), ELECTRICAL STANDARD (4.5 Device)
List of Tables (cont'd)
Page
Table 76 - Device-supported command sets ............................................................................................. 138
Table 77 - HPI features ............................................................................................................................. 138
Table 78 - Background operations support ............................................................................................... 138
Table 79 - Context Management Context Capabilities ............................................................................. 139
Table 80 - Extended CSD Register Support ............................................................................................. 140
Table 81 - Generic Switch Timeout Definition ......................................................................................... 140
Table 82 - Power off long switch timeout definition ................................................................................ 140
Table 83 - Background operations status .................................................................................................. 141
Table 84 - Correctly programmed sectors number ................................................................................... 141
Table 85 - Initialization Time out value .................................................................................................... 141
Table 86 - TRIM/DISCARD Time out value ........................................................................................... 142
Table 87 - SEC Feature Support ............................................................................................................... 142
Table 88 - Boot information ..................................................................................................................... 143
Table 89 - Boot partition size .................................................................................................................... 143
Table 90 - Access size ............................................................................................................................... 144
Table 91 - Superpage size ......................................................................................................................... 144
Table 92 - Erase-unit size ......................................................................................................................... 144
Table 93 - Erase timeout values ................................................................................................................ 145
Table 94 - Reliable write sector count ...................................................................................................... 145
Table 95 - Write protect group size .......................................................................................................... 145
Table 96 - S_C_VCC, S_C_VCCQ timeout values .................................................................................. 146
Table 97 - Sleep/awake timeout values ..................................................................................................... 146
Table 98 - R/W access performance values .............................................................................................. 147
Table 99 - Power classes ........................................................................................................................... 148
Table 100 - Partition switch timeout definition ........................................................................................ 149
Table 101 - Out-of-interrupt timeout definition ........................................................................................ 149
Table 102 – Supported Driver Strengths ................................................................................................... 149
Table 103 - Device types .......................................................................................................................... 150
Table 104 - CSD register structure ........................................................................................................... 150
Table 105 - Extended CSD revisions ........................................................................................................ 150
Table 106 - Standard MMC command set revisions ................................................................................. 151
Table 107 - Power class codes .................................................................................................................. 151
Table 108 - HS_TIMING (timing and driver strength) ............................................................................ 152
Table 109 - HS_TIMING values .............................................................................................................. 152
Table 110 - Bus mode values .................................................................................................................... 152
Table 111 - Erased memory content values .............................................................................................. 152
Table 112 - Boot configuration bytes ....................................................................................................... 153
Table 113 - Boot config protection ........................................................................................................... 154
Table 114 - Boot bus configuration .......................................................................................................... 155
Table 115 - Bus Width and Timing Mode Transition ............................................................................... 156
Table 116- ERASE_GROUP_DEF .......................................................................................................... 156
Table 117 - BOOT area write protection .................................................................................................. 157
Table 118 - User area write protection ...................................................................................................... 159
JEDEC Standard No. 84-B45
-xiv-
EMBEDDED MULTI-MEDIA CARD (e•MMC), ELECTRICAL STANDARD (4.5 Device)
List of Tables (cont'd)
Page
Table 119 - FW Update Disable ............................................................................................................... 160
Table 120 - RPMB Partition Size ............................................................................................................. 160
Table 121 - Write reliability setting .......................................................................................................... 161
Table 122 - Write reliability parameter register ........................................................................................ 162
Table 123 - Background operations enable ............................................................................................... 162
Table 124 - H/W reset function ................................................................................................................. 163
Table 125 - HPI management ................................................................................................................... 163
Table 126 - Partitioning Support ............................................................................................................... 164
Table 127 - Max. Enhanced Area Size ..................................................................................................... 164
Table 128 - Partitions Attribute ................................................................................................................ 165
Table 129 - Partition Setting ..................................................................................................................... 165
Table 130 - General Purpose Partition Size .............................................................................................. 166
Table 131 - Enhanced User Data Area Size .............................................................................................. 166
Table 132 - Enhanced User Data Start Address ........................................................................................ 167
Table 133 - Secure Bad Block management ............................................................................................. 167
Table 134 - Initialization Time out value .................................................................................................. 169
Table 135 – Class 6 usage ......................................................................................................................... 169
Table 136 - EXCEPTION_EVENTS_CTRL[56] ..................................................................................... 170
Table 137 - EXCEPTION_EVENTS_CTRL[57] ..................................................................................... 170
Table 138 - EXCEPTION_EVENTS_STATUS[54] ................................................................................ 170
Table 139 - EXCEPTION_EVENT_STATUS[55] .................................................................................. 170
Table 140 - First Byte EXT_PARTITIONS_ATTRIBUTE[52] .............................................................. 171
Table 141 - Second Byte EXT_PARTITIONS_ATTRIBUTE[53] .......................................................... 171
Table 142 - CONTEXT_CONF configuration format .............................................................................. 172
Table 143- Packed Command Status Register .......................................................................................... 172
Table 144 - Valid POWER_OFF_NOTIFICATION values ..................................................................... 173
Table 145 - Error correction codes ........................................................................................................... 174
Table 146 - DSR register content .............................................................................................................. 181
Table 147 - General operating conditions ................................................................................................. 183
Table 148 - e•MMC power supply voltage ............................................................................................... 185
Table 149 - e•MMC voltage combinations ............................................................................................... 185
Table 150 - Capacitance ............................................................................................................................ 186
Table 151 - Open-drain bus signal level ................................................................................................... 187
Table 152 - Push-pull signal level—high-voltage e•MMC ...................................................................... 187
Table 153 - Push-pull signal level—1.65-1.95 VCCQ voltage Range ..................................................... 188
Table 154 - Push-pull signal level—1.1V-1.3V VCCQ range e•MMC .................................................... 188
Table 155 – I/O driver strength types ....................................................................................................... 189
Table 156 - Driver Type-0 AC Characteristics ........................................................................................ 190
Table 157 - High-speed Device interface timing ...................................................................................... 191
Table 158 - Backward-compatible Device interface timing ..................................................................... 192
Table 159 - High-speed dual rate interface timing .................................................................................... 193
Table 160 - HS200 Clock signal timing .................................................................................................... 194
Table 161 - HS200 Device input timing ................................................................................................... 196
JEDEC Standard No. 84-B45
-xv-
EMBEDDED MULTI-MEDIA CARD (e•MMC), ELECTRICAL STANDARD (4.5 Device)
List of Tables (cont'd)
Page
Table 162 - Output timing ......................................................................................................................... 197
Table 163 - e•MMC host requirements for Device classes ....................................................................... 199
Table 164 - New Features List for device type ......................................................................................... 200
Table 165 - Macro commands .................................................................................................................. 202
Table 166 - Forward-compatible host interface timing ............................................................................. 213
Table 167 - XNOR values ......................................................................................................................... 217
Table 168 - Package Case Temp (Tc) per current consumption ............................................................... 222
JEDEC Standard No. 84-B45
-xvi-
Foreword
This standard has been prepared by JEDEC and the MMC Association, hereafter referred to as MMCA.
JEDEC took the basic MMCA specification and adopted it for embedded applications, calling it
“e•MMC.”
The purpose of this standard is the definition of the e•MMC Electrical Interface, its environment and
handling. It provides guidelines for systems designers. The standard also defines a tool box (a set of
macro functions and algorithms) that contributes to reducing design-in effort.
Introduction
The e•MMC is a managed memory capable of storing code and data. It is specifically designed for mobile
devices. The e•MMC is intended to offer the performance and features required by mobile devices while
maintaining low power consumption. The e•MMC device contains features that support high throughput
for large data transfers and performance for small random data more commonly found in code usage. It
also contains many security features.
e•MMC communication is based on an advanced 10-signal bus. The communication protocol is defined
as a part of this standard and referred to as the e•MMC mode.
The e•MMC standard only covers embedded devices, however, the protocol and commands were
originally developed for a removable Device. The spec has been updated to remove references to the
removable Device but some functions remain to support backward compatibility.
As used in this document, “shall” or “will” denotes a mandatory provision of the standard. “Should”
denotes a provision that is recommended but not mandatory. “May” denotes a feature whose presence
does not preclude compliance, which may or may not be present at the option of the implementer.
剩余247页未读,继续阅读
点击了解资源详情
点击了解资源详情
点击了解资源详情
2013-02-02 上传
2013-12-26 上传
点击了解资源详情
点击了解资源详情
点击了解资源详情
2014-06-02 上传
xjjhi
- 粉丝: 1
- 资源: 1
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
最新资源
- SOA的权威指南BEA AquaLogic 服务总线(The Definitive Guide to SOA_ BEA AquaLogic Service Bus)
- 接口测试.doc 软件系统的主要测试内容及技术
- ArcGIS+Desktop轻松入门
- JAVA线程与IO总结
- .Apress.PHP.5.Recipes.A.Problem.Solution.Approach.Sep.2005
- 不错的lingo教程
- getting_started_with_Flex3.pdf
- oracle数据库开发的一些经验积累
- altera Nios II 处理器参考手册
- JavaFX Script 语言教程
- JMS简明教程.pdf
- 代码大全2 英文版 pdf
- spring框架技术详解
- 信息系统监理师考试复习资料(真题加答案)
- ARP欺骗程序源代码
- HP.and.MySQL.5.From.Novice.to.Professional.2nd.Edition.Jan.2006
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功