没有合适的资源?快使用搜索试试~ 我知道了~
首页Intel thread building block手册
Intel thread building block手册
5星 · 超过95%的资源 需积分: 9 29 下载量 61 浏览量
更新于2023-03-16
评论
收藏 1.45MB PDF 举报
Intel thread building block手册,介绍了tbb内建并行编程的资源如concrrent queue,tbb thread。英特尔把这些并行程序设计组件的性能做到了极致
资源详情
资源评论
资源推荐
Intel(R) Threading Building Blocks
Reference Manual
Document Number 315415-012US
World Wide Web: http://www.intel.com
Intel(R) Threading Building Blocks
ii 315415-012US
Legal Information
INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL(R) PRODUCTS. NO LICENSE, EXPRESS OR
IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT
AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY
WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL
PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY,
OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.
UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY
APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR
DEATH MAY OCCUR.
Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the
absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future
definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The
information here is subject to change without notice. Do not finalize a design with this information.
The products described in this document may contain design defects or errors known as errata which may cause the product to
deviate from published specifications. Current characterized errata are available on request.
Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.
Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained
by calling 1-800-548-4725, or go to:
0Hhttp://www.intel.com/#/en_US_01.
Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor
family, not across different processor families. See http://www.intel.com/products/processor_number for details.
BunnyPeople, Celeron, Celeron Inside, Centrino, Centrino Inside, Core Inside, i960, Intel, the Intel logo, Intel Atom, Intel Atom
Inside, Intel Core, Intel Inside, Intel Inside logo, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel SingleDriver, Intel
SpeedStep, Intel Sponsors of Tomorrow., the Intel Sponsors of Tomorrow. logo, Intel StrataFlash, Intel Viiv, Intel vPro, Intel
XScale, InTru, the InTru logo, InTru soundmark, Itanium, Itanium Inside, MCS, MMX, Moblin, Pentium, Pentium Inside, skoool,
the skoool logo, Sound Mark, The Journey Inside, vPro Inside, VTune, Xeon, and Xeon Inside are trademarks of Intel Corporation
in the U.S. and other countries.* Other names and brands may be claimed as the property of others.
Copyright (C) 2005 - 2011, Intel Corporation. All rights reserved.
Overview
Reference Manual iii
Optimization Notice
Intel compilers, associated libraries and associated development tools may include or utilize
options that optimize for instruction sets that are available in both Intel and non-Intel
microprocessors (for example SIMD instruction sets), but do not optimize equally for non-Intel
microprocessors. In addition, certain compiler options for Intel compilers, including some that are
not specific to Intel micro-architecture, are reserved for Intel microprocessors. For a detailed
description of Intel compiler options, including the instruction sets and specific microprocessors
they implicate, please refer to the “Intel Compiler User and Reference Guides” under “Compiler
Options." Many library routines that are part of Intel compiler products are more highly optimized
for Intel microprocessors than for other microprocessors. While the compilers and libraries in
Intel compiler products offer optimizations for both Intel and Intel-compatible microprocessors,
depending on the options you select, your code and other factors, you likely will get extra
performance on Intel microprocessors.
Intel compilers, associated libraries and associated development tools may or may not optimize to
the same degree for non-Intel microprocessors for optimizations that are not unique to Intel
microprocessors. These optimizations include Intel® Streaming SIMD Extensions 2 (Intel®
SSE2), Intel® Streaming SIMD Extensions 3 (Intel® SSE3), and Supplemental Streaming SIMD
Extensions 3 (SSSE3) instruction sets and other optimizations. Intel does not guarantee the
availability, functionality, or effectiveness of any optimization on microprocessors not
manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for
use with Intel microprocessors.
While Intel believes our compilers and libraries are excellent choices to assist in obtaining the best
performance on Intel and non-Intel microprocessors, Intel recommends that you evaluate other
compilers and libraries to determine which best meet your requirements. We hope to win your
business by striving to offer the best performance of any compiler or library; please let us know if
you find we do not.
Notice revision #20110307
Intel(R) Threading Building Blocks
iv 315415-012US
Revision History
Document
Number
Revision
Number
Description Revision
Date
315415-
012
1.25 Moved task and task_group from Appendix
D to Section 111.3.8 and 11.6. Updated
concurrent_priority_queue documentation
in Section D.1 to reflect interface changes.
Updated flow graph documentation in D.2
to reflect changes in the interface. Added
TBB run-time loader documentation as
Section D.3.
2011-July-01
315415-
011
1.24 Fix incorrect cross-reference to Tutorial in
Section 11.3.5.3. Clarify left to right
properties of parallel_reduce. Add
task_group_context syntax and description
to parallel algorithms as needed. Add
group and change_group method to task.
Update description of
task_group. Add
task and task_group priorities to
Community Preview Features as D.3. Add
two examples to D.2 and describe body
objects. Update overwrite_node,
write_once_node and join_node.
2011-Feb-24
315415-
010
1.23 Added graph to Community Preview
Features.
2010-Dec-10
315415-
009
1.22 Added Community Preview Features
Appendix.
2010-Nov-04
315415-
008
1.21
Added constructor that accepts
Finit for
enumerable_thread_specific. Added
operator= declarations for
enumerable_thread_specific.
315415-
007
1.20
Delete references to pipeline::start_run
and pipeline::finish_run. Clarify change
in behavior of max_threads parameter for
task_scheduler_init.
2010-May-28
315415-
006
1.19
Add methods rehash and bucket_count to
concurrent_hash_map. Add
critical_section, reader_writer_lock,
condition_variable, parallel_pipeline,
concurrent_unordered_map. Change
tbb::tbb_thread to std::thread. Methods
allocate_additional_child_of, spawn, and
destroy are now static members of class
task.
2010-Apr-4
315415-
005
1.18 Clarify that concurrent operations on
concurrent_hash_map invalidate iterators.
2009-Oct-14
Overview
Reference Manual v
Document
Number
Revision
Number
Description Revision
Date
315415-
004
1.17
Revise task_group::run_and_wait
signatures. Reorder presentation of
task_group.h interfaces. Clarify exception
safety for concurrent_vector. Add
constructor of concurrent_hash_map that
preallocates buckets. Add scalable_msize.
2009-Sep-21
315415-
003
1.16 Relax task ownership constraints. 2009-Jul-29
315415-
002
1.15
Type atomic<T> allows T to be an
enumeration type. Add appendices B and
C. Add zero_allocator. Change return
types for concurrent_vector methods
push_back, grow_by and grow_to_at_least.
Rename concurrent_vector method
compact as shrink_to_fit. Remove depth
methods from class task. Add methods
increment_ref_count and
decrement_ref_count to class task. Change
default partitioner from
simple_partitioner to auto_partitioner.
Add tbb_thread::operator=. Add
parallel_invoke. Add task_group. Add
combinable, enumerable_thread_specific,
and flattened2d. Add thread_bound_filter.
Add parallel_for_each. Add
tbb_hash_compare and tbb_hasher.
2009-Jun-25
剩余346页未读,继续阅读
huhao163
- 粉丝: 0
- 资源: 1
上传资源 快速赚钱
- 我的内容管理 收起
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
会员权益专享
最新资源
- RTL8188FU-Linux-v5.7.4.2-36687.20200602.tar(20765).gz
- c++校园超市商品信息管理系统课程设计说明书(含源代码) (2).pdf
- 建筑供配电系统相关课件.pptx
- 企业管理规章制度及管理模式.doc
- vb打开摄像头.doc
- 云计算-可信计算中认证协议改进方案.pdf
- [详细完整版]单片机编程4.ppt
- c语言常用算法.pdf
- c++经典程序代码大全.pdf
- 单片机数字时钟资料.doc
- 11项目管理前沿1.0.pptx
- 基于ssm的“魅力”繁峙宣传网站的设计与实现论文.doc
- 智慧交通综合解决方案.pptx
- 建筑防潮设计-PowerPointPresentati.pptx
- SPC统计过程控制程序.pptx
- SPC统计方法基础知识.pptx
资源上传下载、课程学习等过程中有任何疑问或建议,欢迎提出宝贵意见哦~我们会及时处理!
点击此处反馈
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功
评论2