没有合适的资源?快使用搜索试试~ 我知道了~
首页cps1848 datasheet
cps1848 datasheet
需积分: 31 20 下载量 23 浏览量
更新于2023-05-27
2
收藏 1.25MB PDF 举报
The CPS-1848 (80HCPS1848) is a RapidIO Specification (Rev. 2.1) compliant Central Packet Switch whose functionality is central to routing packets for distribution among DSPs, processors, FPGAs, other switches, or any other RapidIO-based devices. It can also be used in RapidIO backplane switching. The CPS-1848 supports Serial RapidIO (S-RIO) packet switching (unicast, multicast, and an optional broadcast) from any of its 18 input ports to any of its 18 output ports
资源详情
资源推荐
1©2017 Integrated Device Technology, Inc. June 26, 2017
Description
The CPS-1848 (80HCPS1848) is a RapidIO Specification (Rev. 2.1)
compliant Central Packet Switch whose functionality is central to
routing packets for distribution among DSPs, processors, FPGAs,
other switches, or any other RapidIO-based devices. It can also be
used in RapidIO backplane switching. The CPS-1848 supports Serial
RapidIO (S-RIO) packet switching (unicast, multicast, and an optional
broadcast) from any of its 18 input ports to any of its 18 output ports.
Block Diagram
Typical Applications
• High-performance computing
•Wireless
• Defense and aerospace
• Video and imaging
Features
• RapidIO ports
—
48 bidirectional S-RIO lanes
— Port widths of 1x, 2x, and 4x allow up to 20 Gbps per port
— Port speeds selectable: 6.25, 5, 3.125, 2.5, or 1.25 Gbaud
— Support Level I defined short or long haul reach, and Level II
defined short-, medium-, or long-run reach for each PHY speed
— Error Management Extensions support
— Software-assisted error recovery, supporting hot swap
•I
2
C Interfaces
— Provides I
2
C port for maintenance and error reporting
— Master or Slave operation
— Master allows power-on configuration from external ROM
— Master mode configuration with external image compressing and
checksum
•Switch
—
240 Gbps peak throughput
— Non-blocking data flow architecture
— Configurable for Cut-Through or Store-and-Forward data flow
— Very low latency for all packet lengths and load conditions
— Internal queuing buffer and retransmit buffer
— Standard transmitter- or receiver-controlled flow control
— Global routing or Local Port routing capability
— Supports up to 40 simultaneous multicast masks, with broadcast
— Performance monitoring counters for performance and
diagnostics analysis. Per input port and output port counters
•SerDes
— Transmitter pre-emphasis and drive strength + receiver
equalization provides best possible signal integrity
— Embedded PRBS generation and detection with programmable
polynomials support Bit Error Rate testing
• Additional Information
— Packet Trace/Mirror. Each input port can copy all incoming
packets matching user-defined criteria to a “trace” output port.
— Packet Filter. Each input port can filter (drop) all incoming packets
matching user-defined criteria.
— Device configurable through any of S-RIO ports, I
2
C, or JTAG
— Full JTAG Boundary Scan Support (IEEE1149.1 and 1149.6)
—
Lidded/Lidless 784-FCBGA Package: 29 29 mm, 1.0 mm ball
pitch
Lanes 0-3, 16-19, 32-35
Lanes 4-7, 20-23, 36-39
Quadrant 0 Quadrant 3
Quadrant 1 Quadrant 2
Ports 0, 4, 8, 12, 16 Ports 3, 7, 11, 15
Lanes 12-15, 28-31, 44-47
Ports 1, 5, 9, 13, 17
Lanes 8-11, 24-27, 40-43
Ports 2, 6, 10, 14
CPS-1848
RapidIO Gen2
Switch Fabric
Event Management and Maintenance
Registers
I
2
C Controller JTAG Controller
CPS-1848
Datasheet
18-Port, 48-Lane, 240Gbps,
Gen2 RapidIO Switch
CPS-1848 Datasheet
2©2017 Integrated Device Technology, Inc. June 26, 2017
Table of Contents
1. About This Document.................................................................................................................... 4
Introduction............................................................................................................................................................................................................ 4
Additional Resources............................................................................................................................................................................................. 4
Document Conventions and Definitions................................................................................................................................................................. 4
Revision History..................................................................................................................................................................................................... 4
2. Device Description ........................................................................................................................ 6
Specification Compliancy....................................................................................................................................................................................... 7
3. Functional Overview ..................................................................................................................... 7
4. Interface Overview........................................................................................................................ 8
S-RIO Ports ........................................................................................................................................................................................................... 8
I2C Bus.................................................................................................................................................................................................................. 8
JTAG TAP Port......................................................................................................................................................................................................8
Interrupt (IRQ_N)................................................................................................................................................................................................... 8
Reset (RST_N)...................................................................................................................................................................................................... 8
Clock (REF_CLK_P/N).......................................................................................................................................................................................... 8
Rext (REXT_N/P) .................................................................................................................................................................................................. 9
Speed Select (SPD[2:0])........................................................................................................................................................................................ 9
Quadrant Config (QCFG[7:0])................................................................................................................................................................................ 9
Frequency Select (FSEL[1:0]) ............................................................................................................................................................................... 9
Multicast (MCAST)................................................................................................................................................................................................. 9
5. Configuration Pins ....................................................................................................................... 10
Speed Select Pins SPD[2:0]................................................................................................................................................................................ 10
Quadrant Configuration Pins QCFG[7:0]............................................................................................................................................................. 10
6. Absolute Maximum Ratings ........................................................................................................ 14
7. Recommended Operating Conditions ......................................................................................... 15
8. AC Test Conditions...................................................................................................................... 16
9. Power Consumption .................................................................................................................... 18
10. I
2
C Bus......................................................................................................................................... 19
I
2
C Master Mode and Slave Mode....................................................................................................................................................................... 19
I
2
C Device Address ............................................................................................................................................................................................. 19
Signaling.............................................................................................................................................................................................................. 20
Read/Write Figures.............................................................................................................................................................................................. 21
I
2
C DC Electrical Specifications........................................................................................................................................................................... 23
I
2
C AC Electrical Specifications........................................................................................................................................................................... 24
I
2
C Timing Waveforms......................................................................................................................................................................................... 25
11. Interrupt (IRQ_N) Electrical Specifications................................................................................ 26
12. Configuration (Static) Pin Specification..................................................................................... 27
13. S-RIO Ports .................................................................................................................................. 28
Overview..............................................................................................................................................................................................................28
Definition of Amplitude and Swing....................................................................................................................................................................... 29
1.25, 2.5, and 3.125 Gbaud LP-Serial Links........................................................................................................................................................ 30
Level I Electrical Specification............................................................................................................................................................................. 30
5 and 6.25 Gbaud LP-Serial Links....................................................................................................................................................................... 37
Level II Electrical Specifications .......................................................................................................................................................................... 37
CPS-1848 Datasheet
3©2017 Integrated Device Technology, Inc. June 26, 2017
14. Reference Clock.......................................................................................................................... 47
Reference Clock Electrical Specifications ........................................................................................................................................................... 47
15. Reset (RST_N) Specification....................................................................................................... 49
16. JTAG Interface ............................................................................................................................ 50
Description........................................................................................................................................................................................................... 50
IEEE 1149.1 (JTAG) and IEEE 1149.6 (AC Extest) Compliance ........................................................................................................................ 50
System Logic TAP Controller Overview............................................................................................................................................................... 50
Signal Definitions................................................................................................................................................................................................. 51
Test Data Register (DR)......................................................................................................................................................................................52
Boundary Scan Registers.................................................................................................................................................................................... 52
Instruction Register (IR).......................................................................................................................................................................................55
EXTEST...............................................................................................................................................................................................................56
Configuration Register Access (Revision A/B) .................................................................................................................................................... 58
Configuration Register Access (Revision C)........................................................................................................................................................ 60
JTAG DC Electrical Specifications....................................................................................................................................................................... 63
JTAG AC Electrical Specifications....................................................................................................................................................................... 64
JTAG Timing Waveforms..................................................................................................................................................................................... 65
17. Pinout and Pin Listing ................................................................................................................. 66
Pinout — Top View.............................................................................................................................................................................................. 66
Pin Listing............................................................................................................................................................................................................ 67
18. Package Specifications .............................................................................................................. 77
Package Physical Specifications......................................................................................................................................................................... 77
Package Outline Drawings .................................................................................................................................................................................. 78
Thermal Characteristics.......................................................................................................................................................................................83
19. Ordering Information................................................................................................................... 85
4©2017 Integrated Device Technology, Inc. June 26, 2017
CPS-1848 Datasheet
1. About This Document
Introduction
The CPS-1848 Datasheet provides hardware information about the CPS-1848, such as electrical and packaging characteristics. It is intended for
hardware engineers who are designing system interconnect applications with the device.
Additional Resources
The CPS-1848 User Manual describes the functionality and configuration capabilities of the device. In addition, there are many other resources
available that support the CPS-1848. For more information, please contact IDT for support.
Document Conventions and Definitions
This document uses the following conventions and definitions:
• To indicate signal states:
– Differential signals use the suffix “_P” to indicate the positive half of a differential pair.
– Differential signals use the suffix “_N” to indicate the negative half of a differential pair.
– Non-differential signals use the suffix “_N” to indicate an active-low state.
• To define buses, the most significant bit (MSB) is on the left and least significant bit (LSB) is on the right. No leading zeros are included.
• To represent numerical values, either decimal, binary, or hexadecimal formats are used. The binary format is as follows: 0bDDD, where “D”
represents either 0 or 1; the hexadecimal format is as follows: 0xDD, where “D” represents the hexadecimal digit(s); otherwise, it is decimal.
• Unless otherwise denoted, a byte refers to an 8-bit quantity; a word refers to a 32-bit quantity, and a double word refers to an 8-byte (64-bit)
quantity. This is in accordance with RapidIO convention.
• A bit is set when its value is 0b1. A bit is cleared when its value is 0b0.
• A read-only register, bit, or field is one that can be read but not modified.
Revision History
June 26, 2017
• Updated the Package Outline Drawings; no technical changes
• Updated the Ordering Information
April 4, 2016
• Added an R_X2 symbol to Table 20
• Updated the Package Physical Specifications
• Updated Heat Sink Requirement and Analysis
• Added HMH, HMG, and BLG part numbers to Ordering Information
June 12, 2013
• Updated the note associated with VDD3A (pin AD24)
June 8, 2012
• Changed the maximum 3.3V supply requirement to 3.47V in Table 6 and note 2 below the table
• Added two cautionary notes about lane reordering to Pin Listing
This symbol indicates important configuration information or suggestions.
This symbol indicates procedures or operating levels that may result in misuse or damage to
the device.
5©2017 Integrated Device Technology, Inc. June 26, 2017
CPS-1848 Datasheet
April 2, 2012
• Added JTAG configuration register access information for Revision C in Configuration Register Access (Revision C)
• Updated the JTAG version number for Revision C
• Added a BR FCBGA (Lidded) package option to Package Outline Drawings
• Added new thermal data for the BR FCBGA package to Thermal Characteristics
• Added BR FCBGA package information to Ordering Information
December 9, 2011
• Loosened the Clock Input signal rise/fall minimum time specification
• Added an additional note to the power sequencing requirements
剩余85页未读,继续阅读
风凉涧
- 粉丝: 1
- 资源: 6
上传资源 快速赚钱
- 我的内容管理 收起
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
会员权益专享
最新资源
- 基于Springboot的医院信管系统
- 基于Springboot的冬奥会科普平台
- 基于Springboot的社区医院管理服务系统
- 基于Springboot的实习管理系统
- TI-TCAN1146.pdf
- 基于Springboot的留守儿童爱心网站
- S32K3XXRM.pdf
- Ansible Automation Platform 快速安装指南 v3.8.1
- Ansible Tower 发行注记 v3.8.1-76页
- C语言笔记-考研版(进阶)
- Design_of_Analog_CMOS_Integrated_Circuit20200602-85440-9wt61m-with-cover-page-v2 (1).pdf
- Ansible Automation Platform 安装和参考指南 v3.8.1-59页
- 浅析5G技术在工业互联网领域的应用研究
- 查重17 岑彩谊-基于otn技术的本地承载网-二稿 .docx
- 自考计算机应用基础知识点.doc
- 数据库系统安全、技术操作规程.doc
资源上传下载、课程学习等过程中有任何疑问或建议,欢迎提出宝贵意见哦~我们会及时处理!
点击此处反馈
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功