没有合适的资源?快使用搜索试试~ 我知道了~
首页codec es8323 规格书资料
codec es8323 规格书资料
5星 · 超过95%的资源 需积分: 15 105 下载量 156 浏览量
更新于2023-06-12
收藏 488KB PDF 举报
codec es8323 规格书资料,ES8323 is a high performance, low power and low cost audio CODEC. It consists of 2-ch ADC, 2-ch DAC, microphone amplifier, headphone amplifier, digital sound effects, and analog mixing and gain functions
资源详情
资源推荐
Low Power Stereo Audio CODEC
With Headphone Amplifier
Revision 1.0 April 2011
1
ES8323
GENERAL DESCRIPTION
FEATURES
ES8323 is a high performance, low
power and low cost audio CODEC.
It consists of 2-ch ADC, 2-ch DAC,
microphone amplifier, headphone
amplifier, digital sound effects, and
analog mixing and gain functions.
The device uses advanced multi-bit
delta-sigma modulation technique
to convert data between digital and
analog. The multi-bit delta-sigma
modulators make the device with
low sensitivity to clock jitter and low
out of band noise.
ADC
• 24-bit, 8 kHz to 96 kHz sampling frequency
• 95 dB dynamic range, 95 dB signal to noise ratio,
-85 dB THD+N
• Stereo or mono microphone interface with
microphone amplifier
• Auto level control and noise gate
• 2-to-1 analog input selection
• Various analog input mixing and gains
DAC
• 24-bit, 8 kHz to 96 kHz sampling frequency
• 96 dB dynamic range, 96 dB signal to noise ratio,
-83 dB THD+N
• 40 mW headphone amplifier, pop noise free,
capless option
• Stereo enhancement
• Bass and Treble
• Various analog output mixing and gains
Low Power
• 1.8V to 3.3V operation
• 7 mW playback; 16 mW playback and record
System
• I
2
C or SPI uC interface
• 256Fs, 384Fs, USB 12 MHz or 24 MHz
• Master or slave serial port
• I
2
S, Left Justified, DSP/PCM Mode
APPLICATIONS
ORDERING INFORMATION
• MID
• MP3, MP4, PMP
• Wireless audio
• Digital camera, camcorder
• GPS
• Bluetooth
• Portable audio devices
ES8323 -40°C ~ +85°C
QFN-28
Everest Semiconductor ES8323
Revision 1.0 April 2011
2
1 BLOCK DIAGRAM ..................................................................................... 4
2 28-PIN QFN AND PIN DESCRIPTIONS .................................................... 5
3 TYPICAL APPLICATION CIRCUIT ............................................................ 7
4 CLOCK MODES AND SAMPLING FREQUENCIES.................................. 7
5 MICRO-CONTROLLER CONFIGURATION INTERFACE ......................... 9
5.1 SPI ...................................................................................................... 9
5.2 2-wire ................................................................................................ 10
6 CONFIGURATION REGISTER DEFINITION .......................................... 11
6.1 Chip Control and Power Management .............................................. 12
6.1.1 Register 0 – Chip Control 1, Default 0000 0110 .......................... 12
6.1.2 Register 1 – Chip Control 2, Default 0001 1100 .......................... 13
6.1.3 Register 2 – Chip Power Management, Default 1100 0011 ......... 13
6.1.4 Register 3 – ADC Power Management, Default 1111 1100 ......... 14
6.1.5 Register 4 – DAC Power Management, Default 1100 0000 ........ 14
6.1.6 Register 5 – Chip Low Power 1, Default 0000 0000 .................... 14
6.1.7 Register 6 – Chip Low Power 2, Default 0000 0000 .................... 15
6.1.8 Register 7 – Analog Voltage Management, Default 0111 1100 .... 15
6.1.9 Register 8 – Master Mode Control, Default 1000 0000 ............... 15
6.2 ADC Control ...................................................................................... 16
6.2.1 Register 9 – ADC Control 1, Default 0000 0000 .......................... 16
6.2.2 Register 10 – ADC Control 2, Default 0000 0000 ........................ 16
6.2.3 Register 11 – ADC Control 3, Default 0000 0110 ........................ 17
6.2.4 Register 12 – ADC Control 4, Default 0000 0000 ........................ 17
6.2.5 Register 13 – ADC Control 5, Default 0000 0110 ........................ 18
6.2.6 Register 14 – ADC Control 6, Default 0011 0000 ........................ 18
6.2.7 Register 15 – ADC Control 7, Default 0011 0000 ........................ 18
6.2.8 Register 16 – ADC Control 8, Default 1100 0000 ........................ 19
6.2.9 Register 17 – ADC Control 9, Default 1100 0000 ........................ 19
6.2.10 Register 18 – ADC Control 10, Default 0011 1000 ...................... 19
6.2.11 Register 19 – ADC Control 11, Default 1011 0000 ...................... 20
6.2.12 Register 20 – ADC Control 12, Default 0011 0010 ...................... 20
6.2.13 Register 21 – ADC Control 13, Default 0000 0110 ...................... 21
6.2.14 Register 22 – ADC Control 14, Default 0000 0000 ...................... 21
6.3 DAC Control ...................................................................................... 21
6.3.1 Register 23 – DAC Control 1, Default 0000 0000 ........................ 21
6.3.2 Register 24 – DAC Control 2, Default 0000 0110 ........................ 22
6.3.3 Register 25 – DAC Control 3, Default 0011 0010 ........................ 22
6.3.4 Register 26 – DAC Control 4, Default 1100 0000 ........................ 23
6.3.5 Register 27 – DAC Control 5, Default 1100 0000 ........................ 23
6.3.6 Register 28 – DAC Control 6, Default 0000 1000 ........................ 23
6.3.7 Register 29 – DAC Control 7, Default 0000 0110 ........................ 23
6.3.8 Register 30 – DAC Control 8, Default 0001 1111 ........................ 24
6.3.9 Register 31 – DAC Control 9, Default 1111 0111 ......................... 24
Everest Semiconductor ES8323
Revision 1.0 April 2011
3
6.3.10 Register 32 – DAC Control 10, Default 1111 1101 ....................... 24
6.3.11 Register 33 – DAC Control 11, Default 1111 1111 ....................... 24
6.3.12 Register 34 – DAC Control 12, Default 0001 1111 ...................... 24
6.3.13 Register 35 – DAC Control 13, Default 1111 0111 ....................... 24
6.3.14 Register 36 – DAC Control 14, Default 1111 1101 ....................... 24
6.3.15 Register 37 – DAC Control 15, Default 1111 1111 ....................... 25
6.3.16 Register 38 – DAC Control 16, Default 0000 0000 ...................... 25
6.3.17 Register 39 – DAC Control 17, Default 0011 1000 ...................... 25
6.3.18 Register 40 – DAC Control 18, Default 0011 1000 ...................... 25
6.3.19 Register 41 – DAC Control 19, Default 0011 1000 ...................... 25
6.3.20 Register 42 – DAC Control 20, Default 0011 1000 ...................... 25
6.3.21 Register 43 – DAC Control 21, Default 0011 1000 ...................... 26
6.3.22 Register 44 – DAC Control 22, Default 0011 1000 ...................... 26
6.3.23 Register 45 – DAC Control 23, Default 0000 0000 ...................... 26
6.3.24 Register 46 – DAC Control 24, Default 0000 0000 ...................... 26
6.3.25 Register 47 – DAC Control 25, Default 0000 0000 ...................... 26
6.3.26 Register 48 – DAC Control 26, Default 0000 0000 ...................... 27
6.3.27 Register 49 – DAC Control 27, Default 0000 0000 ...................... 27
6.3.28 Register 50 – DAC Control 28, Default 0000 0000 ...................... 27
6.3.29 Register 51 – DAC Control 29, Default 0000 0000 ...................... 27
6.3.30 Register 52 – DAC Control 30, Default 0000 0000 ...................... 27
7 Digital Audio Interface .............................................................................. 27
8 ELECTRICAL CHARACTERISTICS ........................................................ 29
8.1 Absolute Maximum Ratings ............................................................... 29
8.2 Recommended Operating Conditions ............................................... 29
8.3 ADC Analog and Filter Characteristics and Specifications ................ 29
8.4 DAC Analog and Filter Characteristics and Specifications ................ 30
8.5 Power Consumption Characteristics ................................................. 31
8.6 Serial Audio Port Switching Specifications ........................................ 31
8.7 Serial Control Port Switching Specifications ...................................... 31
9 PACKAGE INFORMATION ...................................................................... 33
10 CORPOARATION INFORMATION ....................................................... 34
Everest Semiconductor ES8323
Revision 1.0 April 2011
4
1 BLOCK DIAGRAM
mic amp
ADC
mux
ALC
LIN
mux
LIN1
micL
micL+micR
SE DAC DACL
mic amp
ADC
mux
ALC
RIN
mux
RIN1
micR
micL+micR
SE DAC DACR
mixL
+
LIN
RIN
DACL
DACR
mixR
+
LIN
RIN
DACL
DACR
mixL
mixR
LOUT1
ROUT1
DVDD PVDD DGND AVDD AGND HPVDD HPGND VREF VMID MICBIAS
MCLK
Clock Manager uC Interface
CE CCLK CDATA
Serial Audio Data
ALRCK ASDOUT DLRCK DSDIN SCLK
RIN1
LIN1
Everest Semiconductor ES8323
Revision 1.0 April 2011
5
2 28-PIN QFN AND PIN DESCRIPTIONS
CCLK
CDATA
CE
NC
NC
NC
LIN1
RIN1
VMID
DACVREF
AGND
AVDD
HPVDD
LOUT1
ASDOUT
NC
VREF
NC
NC
HPGND
ROUT1
MCLK
DVDD
PVDD
DGND
SCLK
DSDIN
LRCK
8
9
10
11
12
13
14
21
20
19
18
17
16
15
28
27
26
25
24
23
22
1
2
3
4
5
6
7
剩余33页未读,继续阅读
天选码农
- 粉丝: 1
- 资源: 10
上传资源 快速赚钱
- 我的内容管理 收起
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
会员权益专享
最新资源
- zigbee-cluster-library-specification
- JSBSim Reference Manual
- c++校园超市商品信息管理系统课程设计说明书(含源代码) (2).pdf
- 建筑供配电系统相关课件.pptx
- 企业管理规章制度及管理模式.doc
- vb打开摄像头.doc
- 云计算-可信计算中认证协议改进方案.pdf
- [详细完整版]单片机编程4.ppt
- c语言常用算法.pdf
- c++经典程序代码大全.pdf
- 单片机数字时钟资料.doc
- 11项目管理前沿1.0.pptx
- 基于ssm的“魅力”繁峙宣传网站的设计与实现论文.doc
- 智慧交通综合解决方案.pptx
- 建筑防潮设计-PowerPointPresentati.pptx
- SPC统计过程控制程序.pptx
资源上传下载、课程学习等过程中有任何疑问或建议,欢迎提出宝贵意见哦~我们会及时处理!
点击此处反馈
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功