没有合适的资源?快使用搜索试试~ 我知道了~
首页Intel 82599 10GbE控制器技术手册:优化网络性能的关键指南
Intel 82599 10GbE控制器技术手册:优化网络性能的关键指南
5星 · 超过95%的资源 需积分: 50 83 下载量 139 浏览量
更新于2024-07-25
5
收藏 7.39MB PDF 举报
"Intel 82599以太网控制器手册是Intel公司发布的一份详细技术文档,主要针对其双端口10千兆以太网卡控制器82599EN,旨在帮助用户和开发者优化网络性能。该手册包含了设备的特性、规格以及功能描述。"
Intel 82599 10千兆以太网控制器是Intel公司的一款高性能网络控制器,具有以下关键特点:
1. **双端口设计**:82599EN型号支持两个10千兆以太网接口,提供高带宽网络连接,也可以选择单端口配置。
2. **串行闪存接口**:设备内置串行闪存接口,用于存储固件和配置信息。
3. **4线SPI EEPROM接口**:通过4线SPI接口与外部EEPROM通信,用于设备配置和存储。
4. **LED操作自定义**:支持软件或OEM定制LED显示,以便提供自定义的用户界面。
5. **受保护的EEPROM空间**:提供私有配置空间,保证数据安全。
6. **设备禁用功能**:可以通过控制机制关闭设备,节约能源或进行维护。
7. **小型封装尺寸**:控制器采用25mm x 25mm的小型封装,适应紧凑的硬件布局需求。
在网络功能方面,82599控制器遵循以下标准和协议:
8. **10/1Gb/s以太网兼容**:符合10吉比特和1吉比特以太网/802.3ap(KX/KX4/KR)规范,同时兼容1000BASE-BX标准。
9. **1000BASE-T支持**:符合IEEE 802.3x 100BASE-TX规范,支持千兆以太网连接。
10. **大帧支持**:最大支持15.5KB的巨型帧,提高大包传输效率。
11. **自动协商**:支持802.3 Clause 73的自动协商功能,自动适配网络速度和双工模式。
12. **CX4接口**:根据802.3ak标准提供CX4连接,用于高速数据传输。
13. **流量控制**:支持发送和接收暂停帧,以及接收FIFO阈值控制,保证网络稳定。
14. **统计管理与RMON**:提供网络统计信息,便于管理和监控。
15. **802.1q VLAN支持**:支持虚拟局域网,增强网络隔离和管理能力。
16. **TCP分段卸载**:最多可处理256KB的TCP分段,减轻CPU负担。
17. **IPv6支持**:提供对IP/TCP和IP/UDP的接收校验和卸载,以及IPv6的全面支持。
18. **分片UDP校验和卸载**:用于数据包重组,提升网络性能。
19. **消息信号中断(MSI)**:采用MSI机制减少中断处理,提高系统效率。
20. **其他功能**:手册还可能涵盖如错误检测、硬件加速、电源管理等更多高级特性。
Intel 82599以太网控制器是一个功能强大的网络解决方案,适合于数据中心、企业网络和高性能计算环境,提供高效、灵活且可靠的网络连接。通过深入理解和应用手册中的知识,可以优化网络性能,确保系统的稳定运行。
Intel
®
82599 10 GbE Controller—Contents
16
2.1.9 MDIO..........................................................................................................................53
2.1.10 Software Defined Pins (SDPs) ........................................................................................54
2.1.11 LEDs ..........................................................................................................................54
2.1.12 RSVD and No Connect Pins ............................................................................................55
2.1.13 Miscellaneous ..............................................................................................................57
2.1.14 JTAG ..........................................................................................................................58
2.1.15 Power Supplies ............................................................................................................58
2.1.16 Pull-Ups ......................................................................................................................59
2.2 Ball Out — Top Level ...................................................................................................................62
3.0 Interconnects .........................................................................................................65
3.1 PCI-Express* (PCIe*) .................................................................................................................65
3.1.1 Overview ....................................................................................................................65
3.1.2 General Functionality ....................................................................................................68
3.1.3 Host Interface..............................................................................................................68
3.1.4 Transaction Layer.........................................................................................................71
3.1.5 Link Layer ...................................................................................................................78
3.1.6 Physical Layer..............................................................................................................80
3.1.7 Error Events and Error Reporting....................................................................................84
3.1.8 Performance Monitoring ................................................................................................90
3.2 SMBus ......................................................................................................................................91
3.2.1 Channel Behavior .........................................................................................................91
3.2.2 SMBus Addressing........................................................................................................91
3.2.3 SMBus Notification Methods...........................................................................................92
3.2.4 Receive TCO Flow.........................................................................................................94
3.2.5 Transmit TCO Flow .......................................................................................................95
3.2.6 Concurrent SMBus Transactions .....................................................................................97
3.2.7 SMBus ARP Functionality ...............................................................................................97
3.2.8 LAN Fail-Over Through SMBus...................................................................................... 101
3.3 Network Controller — Sideband Interface (NC-SI) ......................................................................... 101
3.3.1 Electrical Characteristics.............................................................................................. 101
3.3.2 NC-SI Transactions..................................................................................................... 102
3.4 EEPROM .................................................................................................................................. 102
3.4.1 General Overview....................................................................................................... 102
3.4.2 EEPROM Device.......................................................................................................... 102
3.4.3 EEPROM Vital Content................................................................................................. 103
3.4.4 Software Accesses...................................................................................................... 103
3.4.5 Signature Field........................................................................................................... 104
3.4.6 Protected EEPROM Space ............................................................................................ 104
3.4.7 EEPROM Recovery ...................................................................................................... 105
3.4.8 EEPROM Deadlock Avoidance ....................................................................................... 107
3.4.9 VPD Support.............................................................................................................. 107
3.5 Flash ...................................................................................................................................... 108
3.5.1 Flash Interface Operation ............................................................................................ 109
3.5.2 Flash Write Control..................................................................................................... 109
3.5.3 Flash Erase Control..................................................................................................... 110
3.5.4 Flash Access Contention.............................................................................................. 110
3.6 Configurable I/O Pins — Software-Definable Pins (SDP) ................................................................. 110
3.7 Network Interface (MAUI Interface) ............................................................................................ 114
3.7.1 10 GbE Interface........................................................................................................ 115
3.7.2 GbE Interface ............................................................................................................ 127
17
Contents—Intel
®
82599 10 GbE Controller
3.7.3 SGMII Support...........................................................................................................129
3.7.4 Auto Negotiation For Backplane Ethernet and Link Setup Features .................................... 131
3.7.5 Transceiver Module Support......................................................................................... 135
3.7.6 Management Data Input/Output (MDIO) Interface .......................................................... 137
3.7.7 Ethernet Flow Control (FC) .......................................................................................... 143
3.7.8 Inter Packet Gap (IPG) Control and Pacing..................................................................... 153
3.7.9 MAC Speed Change at Different Power Modes................................................................. 154
4.0 Initialization .........................................................................................................157
4.1 Power Up ................................................................................................................................ 157
4.1.1 Power-Up Sequence....................................................................................................157
4.1.2 Power-Up Timing Diagram ........................................................................................... 158
4.2 Reset Operation ....................................................................................................................... 160
4.2.1 Reset Sources............................................................................................................ 160
4.2.2 Reset in PCI-IOV Environment...................................................................................... 163
4.2.3 Reset Effects .............................................................................................................164
4.3 Queue Disable .......................................................................................................................... 167
4.4 Function Disable ....................................................................................................................... 168
4.4.1 General..................................................................................................................... 168
4.4.2 Overview...................................................................................................................168
4.4.3 Control Options.......................................................................................................... 170
4.4.4 Event Flow for Enable/Disable Functions ........................................................................ 170
4.5 Device Disable ......................................................................................................................... 171
4.5.1 Overview...................................................................................................................171
4.5.2 BIOS Disable of the Device at Boot Time by Using the Strapping Option.............................172
4.6 Software Initialization and Diagnostics ........................................................................................ 172
4.6.1 Introduction ..............................................................................................................172
4.6.2 Power-Up State..........................................................................................................172
4.6.3 Initialization Sequence ................................................................................................173
4.6.4 100 Mb/s, 1 GbE, and 10 GbE Link Initialization.............................................................. 174
4.6.5 Initialization of Statistics .............................................................................................175
4.6.6 Interrupt Initialization.................................................................................................175
4.6.7 Receive Initialization................................................................................................... 176
4.6.8 Transmit Initialization ................................................................................................. 180
4.6.9 FCoE Initialization Flow ...............................................................................................181
4.6.10 Virtualization Initialization Flow .................................................................................... 182
4.6.11 DCB Configuration ...................................................................................................... 185
4.6.12 Security Initialization ..................................................................................................196
4.6.13 Alternate MAC Address Support.................................................................................... 197
5.0 Power Management and Delivery ..........................................................................199
5.1 Power Targets and Power Delivery .............................................................................................. 199
5.2 Power Management .................................................................................................................. 199
5.2.1 Introduction to the 82599 Power States ........................................................................ 199
5.2.2 Auxiliary Power Usage.................................................................................................200
5.2.3 Power Limits by Certain Form Factors............................................................................ 200
5.2.4 Interconnects Power Management ................................................................................ 201
5.2.5 Power States .............................................................................................................203
5.2.6 Timing of Power-State Transitions ................................................................................ 208
5.3 Wake Up ................................................................................................................................. 212
5.3.1 Advanced Power Management Wake Up......................................................................... 212
5.3.2 ACPI Power Management Wake Up ............................................................................... 213
Intel
®
82599 10 GbE Controller—Contents
18
5.3.3 Wake-Up Packets ....................................................................................................... 213
5.3.4 Wake Up and Virtualization.......................................................................................... 220
6.0 Non-Volatile Memory Map .....................................................................................221
6.1 EEPROM General Map ................................................................................................................ 221
6.2 EEPROM Software ..................................................................................................................... 223
6.2.1 SW Compatibility Module — Word Address 0x10-0x14 ..................................................... 223
6.2.2 PBA Number Module — Word Address 0x15-0x16 ........................................................... 223
6.2.3 iSCSI Boot Configuration — Word Address 0x17 ............................................................. 224
6.2.4 Software Reserved Word — PXE VLAN Configuration Pointer — Word Address 0x20............. 224
6.2.5 VPD Module Pointer — Word Address 0x2F..................................................................... 226
6.2.6 EEPROM PXE Module — Word Address 0x30-0x36........................................................... 226
6.2.7 Alternate Ethernet MAC Address — Word Address 0x37 ................................................... 228
6.2.8 Checksum Word Calculation (Word 0x3F) ...................................................................... 229
6.2.9 Software Reserved Word 15 — Ext. Thermal Sensor Configuration Block Pointer — Word Address
0x26 ........................................................................................................................ 230
6.2.10 Software Reserved Word 16 — Alternate SAN MAC Block Pointer — Word Address 0x27....... 231
6.2.11 Software Reserved Word 17 — Active SAN MAC Block Pointer — Word Address 0x28........... 232
6.3 EEPROM Hardware Sections ....................................................................................................... 233
6.3.1 EEPROM Hardware Section — Auto-Load Sequence ......................................................... 233
6.3.2 EEPROM Init Module ................................................................................................... 233
6.3.3 PCIe Analog Configuration Module ................................................................................ 235
6.3.4 Core 0/1 Analog Configuration Modules ......................................................................... 236
6.3.5 PCIe General Configuration Module ............................................................................... 237
6.3.6 PCIe Configuration Space 0/1 Modules .......................................................................... 246
6.3.7 LAN Core 0/1 Modules................................................................................................. 248
6.3.8 MAC 0/1 Modules ....................................................................................................... 251
6.3.9 CSR 0/1 Auto Configuration Modules............................................................................. 257
6.4 Firmware Module ...................................................................................................................... 258
6.4.1 Test Configuration Module ........................................................................................... 259
6.4.2 Common Firmware Parameters — (Global MNG Offset 0x3).............................................. 259
6.4.3 Pass Through LAN 0/1 Configuration Modules................................................................. 260
6.4.4 Sideband Configuration Module .................................................................................... 270
6.4.5 Flexible TCO Filter Configuration Module........................................................................ 272
6.4.6 NC-SI Microcode Download Module ............................................................................... 274
6.4.7 NC-SI Configuration Module......................................................................................... 274
7.0 Inline Functions ....................................................................................................279
7.1 Receive Functionality ................................................................................................................ 279
7.1.1 Packet Filtering .......................................................................................................... 280
7.1.2 Rx Queues Assignment ............................................................................................... 284
7.1.3 MAC Layer Offloads .................................................................................................... 312
7.1.4 Receive Data Storage in System Memory....................................................................... 312
7.1.5 Legacy Receive Descriptor Format ................................................................................ 313
7.1.6 Advanced Receive Descriptors...................................................................................... 316
7.1.7 Receive Descriptor Fetching......................................................................................... 325
7.1.8 Receive Descriptor Write-Back .................................................................................... 325
7.1.9 Receive Descriptor Queue Structure.............................................................................. 326
7.1.10 Header Splitting.........................................................................................................329
7.1.11 Receive Checksum Offloading ...................................................................................... 332
7.1.12 SCTP Receive Offload.................................................................................................. 335
7.1.13 Receive UDP Fragmentation Checksum.......................................................................... 336
19
Contents—Intel
®
82599 10 GbE Controller
7.2 Transmit Functionality ............................................................................................................... 337
7.2.1 Packet Transmission ...................................................................................................337
7.2.2 Transmit Contexts ......................................................................................................346
7.2.3 Transmit Descriptors...................................................................................................347
7.2.4 TCP and UDP Segmentation ......................................................................................... 363
7.2.5 Transmit Checksum Offloading in Non-segmentation Mode............................................... 371
7.3 Interrupts ................................................................................................................................ 375
7.3.1 Interrupt Registers ..................................................................................................... 375
7.3.2 Interrupt Moderation...................................................................................................379
7.3.3 TCP Timer Interrupt.................................................................................................... 383
7.3.4 Mapping of Interrupt Causes........................................................................................383
7.4 802.1q VLAN Support ................................................................................................................ 391
7.4.1 802.1q VLAN Packet Format......................................................................................... 391
7.4.2 802.1q Tagged Frames ...............................................................................................391
7.4.3 Transmitting and Receiving 802.1q Packets.................................................................... 392
7.4.4 802.1q VLAN Packet Filtering .......................................................................................393
7.4.5 Double VLAN and Single VLAN Support..........................................................................393
7.5 Direct Cache Access (DCA) ........................................................................................................ 396
7.5.1 PCIe TLP Format for DCA............................................................................................. 398
7.6 LEDs ....................................................................................................................................... 399
7.7 Data Center Bridging (DCB) ....................................................................................................... 400
7.7.1 Overview...................................................................................................................400
7.7.2 Transmit-side Capabilities............................................................................................402
7.7.3 Receive-Side Capabilities............................................................................................. 418
7.8 LinkSec ................................................................................................................................... 422
7.8.1 Packet Format ...........................................................................................................423
7.8.2 LinkSec Header (SecTag) Format.................................................................................. 423
7.8.3 LinkSec Management – KaY (Key Agreement Entity) .......................................................425
7.8.4 Receive Flow..............................................................................................................426
7.8.5 Transmit Data Path.....................................................................................................429
7.8.6 LinkSec and Manageability........................................................................................... 430
7.8.7 Key and Tamper Protection.......................................................................................... 430
7.8.8 LinkSec Statistics .......................................................................................................431
7.9 Time SYNC (IEEE1588 and 802.1AS) ...........................................................................................433
7.9.1 Overview...................................................................................................................433
7.9.2 Flow and Hardware/Software Responsibilities .................................................................433
7.9.3 Hardware Time Sync Elements ..................................................................................... 435
7.9.4 Time Sync Related Auxiliary Elements ........................................................................... 438
7.9.5 PTP Packet Structure .................................................................................................. 439
7.10 Virtualization ........................................................................................................................... 442
7.10.1 Overview................................................................................................................... 442
7.10.2 PCI-SIG SR-IOV Support ............................................................................................. 446
7.10.3 Packet Switching ........................................................................................................ 458
7.10.4 Virtualization of Hardware ........................................................................................... 469
7.11 Receive Side Coalescing (RSC) ................................................................................................... 470
7.11.1 Packet Viability for RSC Functionality ............................................................................ 472
7.11.2 Flow Identification and RSC Context Matching ................................................................ 474
7.11.3 Processing New RSC ................................................................................................... 476
7.11.4 Processing Active RSC................................................................................................. 476
7.11.5 Packet DMA and Descriptor Write Back.......................................................................... 478
Intel
®
82599 10 GbE Controller—Contents
20
7.11.6 RSC Completion and Aging .......................................................................................... 481
7.12 IPsec Support .......................................................................................................................... 483
7.12.1 Overview ..................................................................................................................483
7.12.2 Hardware Features List ............................................................................................... 483
7.12.3 Software/Hardware Demarcation.................................................................................. 486
7.12.4 IPsec Formats Exchanged Between Hardware and Software ............................................. 487
7.12.5 TX SA Table...............................................................................................................491
7.12.6 TX Hardware Flow ...................................................................................................... 492
7.12.7 AES-128 Operation in Tx ............................................................................................. 494
7.12.8 RX Descriptors........................................................................................................... 496
7.12.9 Rx SA Tables .............................................................................................................496
7.12.10 RX Hardware Flow without TCP/UDP Checksum Offload ................................................... 499
7.12.11 RX Hardware Flow with TCP/UDP Checksum Offload........................................................ 500
7.12.12 AES-128 Operation in Rx............................................................................................. 500
7.13 Fibre Channel over Ethernet (FCoE) ............................................................................................ 502
7.13.1 Introduction ..............................................................................................................502
7.13.2 FCoE Transmit Operation............................................................................................. 503
7.13.3 FCoE Receive Operation .............................................................................................. 509
7.14 Reliability ................................................................................................................................ 526
7.14.1 Memory Integrity Protection ........................................................................................ 526
7.14.2 PCIe Error Handling.................................................................................................... 526
8.0 Programming Interface .........................................................................................527
8.1 Address Regions ....................................................................................................................... 527
8.1.1 Memory-Mapped Access .............................................................................................. 527
8.1.2 I/O-Mapped Access..................................................................................................... 528
8.1.3 Registers Terminology ................................................................................................ 530
8.2 Device Registers — PF ............................................................................................................... 531
8.2.1 MSI-X BAR Register Summary PF ................................................................................. 531
8.2.2 Registers Summary PF — BAR 0................................................................................... 531
8.2.3 Detailed Register Descriptions — PF.............................................................................. 550
8.3 Device Registers — VF .............................................................................................................. 736
8.3.1 Registers Allocated Per Queue...................................................................................... 736
8.3.2 Non-Queue Registers.................................................................................................. 736
8.3.3 MSI—X Register Summary VF — BAR 3 ......................................................................... 737
8.3.4 Registers Summary VF — BAR 0................................................................................... 738
8.3.5 Detailed Register Descriptions —VF............................................................................... 741
9.0 PCIe Programming Interface ................................................................................751
9.1 PCI Compatibility ...................................................................................................................... 751
9.2 Configuration Sharing Among PCI Functions ................................................................................. 752
9.3 PCIe Register Map .................................................................................................................... 754
9.3.1 Register Attributes ..................................................................................................... 754
9.3.2 PCIe Configuration Space Summary.............................................................................. 755
9.3.3 Mandatory PCI Configuration Registers — Except BARs.................................................... 756
9.3.4 Subsystem ID Register (0x2E; RO)............................................................................... 759
9.3.5 Cap_Ptr Register (0x34; RO) ....................................................................................... 759
9.3.6 Mandatory PCI Configuration Registers — BARs.............................................................. 760
9.3.7 PCIe Capabilities ........................................................................................................ 761
9.3.8 MSI-X Capability ........................................................................................................ 766
9.3.9 VPD Registers............................................................................................................ 771
9.3.10 PCIe Configuration Registers........................................................................................ 772
剩余1025页未读,继续阅读
点击了解资源详情
点击了解资源详情
点击了解资源详情
点击了解资源详情
点击了解资源详情
2009-09-20 上传
西二旗农民工
- 粉丝: 0
- 资源: 1
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
最新资源
- JHU荣誉单变量微积分课程教案介绍
- Naruto爱好者必备CLI测试应用
- Android应用显示Ignaz-Taschner-Gymnasium取消课程概览
- ASP学生信息档案管理系统毕业设计及完整源码
- Java商城源码解析:酒店管理系统快速开发指南
- 构建可解析文本框:.NET 3.5中实现文本解析与验证
- Java语言打造任天堂红白机模拟器—nes4j解析
- 基于Hadoop和Hive的网络流量分析工具介绍
- Unity实现帝国象棋:从游戏到复刻
- WordPress文档嵌入插件:无需浏览器插件即可上传和显示文档
- Android开源项目精选:优秀项目篇
- 黑色设计商务酷站模板 - 网站构建新选择
- Rollup插件去除JS文件横幅:横扫许可证头
- AngularDart中Hammock服务的使用与REST API集成
- 开源AVR编程器:高效、低成本的微控制器编程解决方案
- Anya Keller 图片组合的开发部署记录
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功