i.MX系列芯片Linux参考手册：系统与外设详解

i.MX

需积分: 24 111 浏览量更新于2024-07-16 收藏 2.12MB PDF 举报

身份认证购VIP最低享 7 折!

领优惠券(最高得80元）

《i.MX 系列芯片 Linux 详细参考手册》（i.MXReferenceManual,Rev.L4.9.88_2.0.0-ga,05/2018）是一份针对NXPSemiconductors设计的i.MX系列处理器的全面指南，特别关注于在Linux环境下其硬件功能的使用和编程。该手册主要分为两个章节：系统介绍和系统架构。第一部分，"Introduction"（第一章），概述了手册的核心内容和目标受众。1.1节"Overview"介绍了软件基础，包括i.MX系列芯片在Linux平台上的支持情况，强调了其作为嵌入式系统开发的基础。1.1.2节详细列出了芯片的主要特性和功能，如多媒体处理、外设接口等。第二章深入到系统层面的详细讨论： 2.1 "Machine-Specific Layer (MSL)" 是关键部分，它解释了与特定硬件平台相关的抽象层。MSL允许开发者在不同型号的i.MX芯片上实现统一的软件接口。2.1.1节着重于MSL的介绍，强调其在简化软件开发中的作用。 2.1.2 "Interrupts" 部分探讨了中断处理机制，对于实时性和响应速度至关重要。硬件中断操作和软件干预（仅适用于i.MX6和i.MX7）都有所涉及，以及中断源代码结构和编程接口的使用方法。 2.1.3 "Timer" 章节阐述了定时器的功能、软件操作方式、特性，以及如何通过编程接口来配置和控制定时器事件。 2.1.4 "Memory Map" 详细描述了芯片内存的物理布局和逻辑映射，包括硬件操作步骤、软件操作（仅限于i.MX6和i.MX7）、特性以及源代码结构。 2.1.5 "IOMUX" 简介了输入输出接口控制器（IOMUX），这是连接各种外设的关键组件，提供了对外设的管理和配置功能。《i.MX Reference Manual》为i.MX系列芯片的Linux使用者提供了深入理解和操作所需硬件资源的宝贵文档，包括中断管理、定时器、内存映射和IOMUX接口的全面指南，有助于开发人员编写高效且兼容性良好的嵌入式Linux应用程序。这份手册是系统级开发不可或缺的技术参考资料。

资源详情

资源推荐

Section number Title Page

6.1.2.1.2 CSI Software Operation..................................................................................................183

6.1.2.1.2.1 Video for Linux 2 (V4L2) APIs............................................................... 183

6.1.2.1.2.2 V4L2 Capture Device...............................................................................183

6.1.2.1.2.3 Use of the V4L2 Capture APIs.................................................................184

6.1.2.1.3 Source Code Structure.................................................................................................... 184

6.1.2.1.4 Menu Configuration Options..........................................................................................184

6.1.3 MIPI Camera Serial Interface (MIPI CSI) ........................................................................................................185

6.1.3.1 Introduction........................................................................................................................................185

6.1.3.1.1 MIPI CSI2 Driver Overview...........................................................................................185

6.1.3.1.2 Hardware Operation........................................................................................................186

6.1.3.2 Software Operation............................................................................................................................ 186

6.1.3.2.1 MIPI CSI2 Driver Initialize Operation........................................................................... 186

6.1.3.2.2 MIPI CSI2 Common API Operation.............................................................................. 187

6.1.3.2.3 Driver Features................................................................................................................187

6.1.3.2.4 Source Code Structure.................................................................................................... 188

6.1.3.2.5 Menu Configuration Options..........................................................................................188

6.1.3.2.6 Programming Interface................................................................................................... 188

6.2 Display............................................................................................................................................................................189

6.2.1 Display Processing Unit (DPU) ........................................................................................................................ 189

6.2.1.1 Introduction .......................................................................................................................................189

6.2.1.2 Source Code Structure....................................................................................................................... 189

6.2.1.2.1 Menu Configuration Options..........................................................................................190

6.2.2 Image Processing Unit (IPU)............................................................................................................................. 190

6.2.2.1 Introduction........................................................................................................................................190

6.2.2.1.1 Hardware Operation........................................................................................................191

6.2.2.2 Software Operation............................................................................................................................ 192

6.2.2.2.1 IPU Frame Buffer Drivers Overview..............................................................................193

6.2.2.2.1.1 IPU Frame Buffer Hardware Operation................................................... 194

6.2.2.2.1.2 IPU Frame Buffer Software Operation.....................................................194

i.MX Reference Manual, Rev. L4.9.88_2.0.0-ga, 05/2018

16 NXP Semiconductors

Section number Title Page

6.2.2.2.1.3 Synchronous Frame Buffer Driver........................................................... 195

6.2.2.2.2 IPU Backlight Driver...................................................................................................... 196

6.2.2.2.3 IPU Device Driver.......................................................................................................... 196

6.2.2.2.4 Source Code Structure ................................................................................................... 197

6.2.2.2.5 Menu Configuration Options..........................................................................................198

6.2.2.3 Unit Test.............................................................................................................................................201

6.2.2.3.1 Framebuffer Tests........................................................................................................... 201

6.2.2.3.2 Video4Linux API test..................................................................................................... 202

6.2.2.3.3 IPU Device Unit test....................................................................................................... 203

6.2.3 LVDS Display Bridge(LDB)............................................................................................................................. 207

6.2.3.1 Introduction........................................................................................................................................207

6.2.3.1.1 Hardware Operation........................................................................................................207

6.2.3.2 Software Operation............................................................................................................................ 207

6.2.3.2.1 Source Code Structure.................................................................................................... 208

6.2.3.2.2 Menu Configuration Options..........................................................................................208

6.2.4 LVDS ................................................................................................................................................................ 208

6.2.4.1 Introduction........................................................................................................................................208

6.2.4.2 Software Operation ........................................................................................................................... 209

6.2.4.2.1 Source Code Structure.................................................................................................... 209

6.2.4.2.2 Menu Configuration Options..........................................................................................209

6.2.5 Pixel Pipeline (PxP)........................................................................................................................................... 210

6.2.5.1 Introduction........................................................................................................................................210

6.2.5.1.1 Hardware Operation........................................................................................................210

6.2.5.2 Software Operation............................................................................................................................ 210

6.2.5.2.1 Key Data Structs............................................................................................................. 210

6.2.5.2.2 Channel Management..................................................................................................... 211

6.2.5.2.3 Descriptor Management..................................................................................................211

6.2.5.2.4 Completion Notification................................................................................................. 211

6.2.5.2.5 Limitations......................................................................................................................212

i.MX Reference Manual, Rev. L4.9.88_2.0.0-ga, 05/2018

NXP Semiconductors 17

Section number Title Page

6.2.5.2.6 Menu Configuration Options..........................................................................................212

6.2.5.2.7 Source Code Structure.................................................................................................... 212

6.2.6 Frame Buffer......................................................................................................................................................212

6.2.6.1 Electrophoretic Display Controller (EPDC)...................................................................................... 213

6.2.6.1.1 Introduction.....................................................................................................................213

6.2.6.1.1.1 Hardware Operation................................................................................. 213

6.2.6.1.2 Software Operation......................................................................................................... 213

6.2.6.1.2.1 EPDC Frame Buffer Driver Overview.....................................................214

6.2.6.1.2.2 EPDC Frame Buffer Driver Extensions................................................... 214

6.2.6.1.2.3 EPDC Panel Configuration.......................................................................215

6.2.6.1.2.4 EPDC Waveform Loading....................................................................... 216

6.2.6.1.2.5 EPDC Panel Initialization.........................................................................218

6.2.6.1.2.6 Grayscale Framebuffer Selection............................................................. 218

6.2.6.1.2.7 Enabling an EPDC Splash Screen............................................................ 218

6.2.6.1.2.8 Source Code Structure .............................................................................219

6.2.6.1.2.9 Menu Configuration Options....................................................................220

6.2.6.1.2.10 Programming Interface.............................................................................221

6.2.6.2 ELCDIF Frame Buffer ......................................................................................................................225

6.2.6.2.1 Introduction.....................................................................................................................225

6.2.6.2.1.1 Hardware Operation................................................................................. 225

6.2.6.2.2 Software Operation......................................................................................................... 225

6.2.6.2.2.1 Menu Configuration Options....................................................................226

6.2.6.2.2.2 Source Code Structure..............................................................................226

6.3 High-Definition Multimedia Interface (HDMI) Overview.............................................................................................226

6.3.1 Introduction........................................................................................................................................................226

6.3.2 Software Operation............................................................................................................................................ 226

6.3.2.1 Core....................................................................................................................................................226

6.3.2.2 Display Device Registration and Initialization.................................................................................. 227

6.3.2.3 Hotplug Handling and Video Mode Changes....................................................................................228

i.MX Reference Manual, Rev. L4.9.88_2.0.0-ga, 05/2018

18 NXP Semiconductors

Section number Title Page

6.3.2.4 Audio..................................................................................................................................................228

6.3.2.5 CEC....................................................................................................................................................229

6.3.3 i.MX 6 On Chip High-Definition Multimedia Interface (HDMI)..................................................................... 230

6.3.3.1 Introduction........................................................................................................................................230

6.3.3.1.1 Hardware Operation........................................................................................................231

6.3.3.2 Software Operation............................................................................................................................ 233

6.3.3.2.1 Video...............................................................................................................................233

6.3.3.2.2 Source Code Structure.................................................................................................... 234

6.3.3.2.3 Menu Configuration Options..........................................................................................236

6.3.4 External HDMI for i.MX 6 Solo Lite................................................................................................................ 237

6.3.4.1 Introduction........................................................................................................................................237

6.3.4.1.1 Hardware Operation........................................................................................................237

6.3.4.2 Software Operation............................................................................................................................ 238

6.3.4.2.1 Source Code Structure.................................................................................................... 238

6.3.4.2.2 Menu Configuration Options..........................................................................................239

6.3.5 External HDMI for i.MX 7ULP EVK............................................................................................................... 239

6.3.5.1 Introduction........................................................................................................................................240

6.3.5.2 Software Operation............................................................................................................................ 240

6.3.5.2.1 Source Code Structure.................................................................................................... 240

6.3.5.2.2 Menu Configuration Options..........................................................................................241

6.4 MIPI DSI.........................................................................................................................................................................241

6.4.1 MIPI DSI Overview...........................................................................................................................................241

6.4.1.1 Introduction........................................................................................................................................241

6.4.1.1.1 Hardware Operation........................................................................................................242

6.4.1.1.2 Driver Features................................................................................................................242

6.4.1.1.3 MIPI DSI Display Panel Driver Overview..................................................................... 242

6.4.1.2 Software Operation............................................................................................................................ 242

6.4.1.2.1 MIPI DSI Display Panel Driver Software Operation..................................................... 243

6.4.1.2.2 Source Code Structure.................................................................................................... 243

i.MX Reference Manual, Rev. L4.9.88_2.0.0-ga, 05/2018

NXP Semiconductors 19

Section number Title Page

6.4.2 MIPI DSI for DPU............................................................................................................................................. 243

6.4.2.1 Introduction........................................................................................................................................243

6.4.2.1.1 MIPI DSI IP Driver Overview........................................................................................243

6.4.2.2 Software Operation............................................................................................................................ 244

6.4.2.2.1 MIPI DSI IP Driver Software Operation........................................................................ 244

6.4.2.2.2 Source Code Structure.................................................................................................... 244

6.4.2.2.3 Menu Configuration Options..........................................................................................245

6.4.2.2.4 Programming Interface................................................................................................... 245

6.4.3 MIPI DSI for IPU...............................................................................................................................................245

6.4.3.1 Introduction........................................................................................................................................245

6.4.3.1.1 MIPI DSI IP Driver Overview........................................................................................245

6.4.3.2 Software Operation............................................................................................................................ 246

6.4.3.2.1 MIPI DSI IP Driver Software Operation........................................................................ 246

6.4.3.2.2 Source Code Structure.................................................................................................... 247

6.4.3.2.3 Menu Configuration Options..........................................................................................247

6.4.3.2.4 Programming Interface................................................................................................... 247

6.4.4 MIPI DSI LCDIF............................................................................................................................................... 247

6.4.4.1 Introduction........................................................................................................................................247

6.4.4.1.1 MIPI DSI IP Driver Overview........................................................................................248

6.4.4.2 Software Operation............................................................................................................................ 248

6.4.4.2.1 MIPI DSI IP Driver Software Operation........................................................................ 248

6.4.4.2.2 Source Code Structure.................................................................................................... 249

6.4.4.2.3 Menu Configuration Options..........................................................................................249

6.4.4.2.4 Programming Interface................................................................................................... 249

6.5 Video for Linux 2 (V4L2)...............................................................................................................................................249

6.5.1 V4L2 Overview..................................................................................................................................................249

6.5.1.1 Introduction .......................................................................................................................................250

6.5.1.2 V4L2 Capture Device........................................................................................................................ 250

6.5.1.2.1 V4L2 Capture IOCTLs................................................................................................... 250

i.MX Reference Manual, Rev. L4.9.88_2.0.0-ga, 05/2018

20 NXP Semiconductors