ARM Cortex-A8 技术参考手册-英文原版

5星 · 超过95%的资源需积分: 16 77 浏览量更新于2024-07-27 收藏 4.3MB PDF 举报

"Cortex-A8技术手册-英文" 本文档是ARM公司官方发布的Cortex-A8技术参考手册，英文原版，涵盖了Cortex-A8处理器的详细技术信息。Cortex-A8是ARM公司设计的一种高性能、低功耗的处理器内核，广泛应用于智能手机、嵌入式设备和移动计算平台。手册的修订版本为r3p2，发布日期为2006年至2010年间，是了解Cortex-A8架构和技术规格的重要资料。手册中包含的详细信息可能包括以下几个方面： 1. **架构概述**：介绍Cortex-A8的微架构，包括乱序执行、超标量设计、多级缓存系统以及内存管理单元（MMU）等核心组件。 2. **指令集体系结构（ISA）**：详细描述了支持的ARMv7-A指令集，包括32位 ARM 指令和 Thumb-2 指令，以及浮点运算单元（FPU）支持的向量浮点（VFP）指令。 3. **性能特性**：涵盖Cortex-A8的性能指标，如时钟速度、功耗、性能模型和性能监控功能，以及如何通过硬件性能计数器进行性能分析。 4. **系统接口**：解释了Cortex-A8如何与系统中的其他组件（如内存、外围设备）交互，包括AMBA接口规范，如AXI（Advanced eXtensible Interface）和AHB（Advanced High-performance Bus）。 5. **调试和测试**：提供了调试接口的信息，如JTAG（Joint Test Action Group）接口，以及内建的调试模块和调试工具的使用方法。 6. **电源管理**：详细描述了Cortex-A8的电源管理和低功耗模式，包括动态电压和频率调整（DVFS）以及各种睡眠模式。 7. **中断处理**：介绍中断控制器的工作原理，中断源、优先级和中断服务例程的处理流程。 8. **安全特性**：如果适用，可能会涵盖ARM TrustZone技术，这是一种硬件支持的安全机制，用于创建安全和非安全的执行环境。 9. **实例配置和布局**：提供关于如何在芯片设计中实例化和布局Cortex-A8核心的具体指导。 10. **开发工具支持**：简述与Cortex-A8兼容的软件开发工具链，如编译器、调试器和性能分析工具。请注意，由于手册是受版权保护的，未经许可不得复制或改编其内容。欲获取更多信息，建议直接参考完整的ARM Cortex-A8技术参考手册。该手册对于理解Cortex-A8处理器的工作原理，优化软件性能，以及进行系统级设计都是不可或缺的参考资料。

List of Figures

ID060510 Non-Confidential

Figure 3-17 Silicon ID Register format ......................................................................................................... 3-41

Figure 3-18 Cache Size Identification Register format ................................................................................. 3-42

Figure 3-19 Cache Size Selection Register format ...................................................................................... 3-43

Figure 3-20 Control Register bit assignments .............................................................................................. 3-45

Figure 3-21 Auxiliary Control Register format .............................................................................................. 3-48

Figure 3-22 Coprocessor Access Control Register format ........................................................................... 3-52

Figure 3-23 Secure Configuration Register format ....................................................................................... 3-53

Figure 3-24 Secure Debug Enable Register format ..................................................................................... 3-55

Figure 3-25 Nonsecure Access Control Register format .............................................................................. 3-56

Figure 3-26 Translation Table Base Register 0 format ................................................................................ 3-58

Figure 3-27 Translation Table Base Register 1 format ................................................................................ 3-59

Figure 3-28 Translation Table Base Control Register format ....................................................................... 3-61

Figure 3-29 Domain Access Control Register format ................................................................................... 3-62

Figure 3-30 Data Fault Status Register format ............................................................................................. 3-63

Figure 3-31 Instruction Fault Status Register format .................................................................................... 3-65

Figure 3-32 c7 format for set and way .......................................................................................................... 3-70

Figure 3-33 c7 format for MVA ..................................................................................................................... 3-71

Figure 3-34 PA Register format for successful translation ........................................................................... 3-71

Figure 3-35 PA Register format for unsuccessful translation ....................................................................... 3-72

Figure 3-36 TLB Operations MVA and ASID format .................................................................................... 3-76

Figure 3-37 TLB Operations ASID format .................................................................................................... 3-76

Figure 3-38 Performance Monitor Control Register format .......................................................................... 3-77

Figure 3-39 Count Enable Set Register format ............................................................................................ 3-78

Figure 3-40 Count Enable Clear Register format ......................................................................................... 3-79

Figure 3-41 FLAG Register format ............................................................................................................... 3-81

Figure 3-42 Software Increment Register format ......................................................................................... 3-82

Figure 3-43 Performance Counter Selection Register format ...................................................................... 3-83

Figure 3-44 Event Selection Register format ............................................................................................... 3-84

Figure 3-45 User Enable Register format ..................................................................................................... 3-89

Figure 3-46 Interrupt Enable Set Register format ........................................................................................ 3-90

Figure 3-47 Interrupt Enable Clear Register format ..................................................................................... 3-92

Figure 3-48 L2 Cache Lockdown Register format ........................................................................................ 3-93

Figure 3-49 L2 Cache Auxiliary Control Register format .............................................................................. 3-95

Figure 3-50 TLB Lockdown Register format ................................................................................................. 3-98

Figure 3-51 Primary Region Remap Register format ................................................................................. 3-101

Figure 3-52 Normal Memory Remap Register format ................................................................................

3-102

Figure 3-53 PLE Identification and Status Registers format ...................................................................... 3-105

Figure 3-54 PLE User Accessibility Register format .................................................................................. 3-106

Figure 3-55 PLE Channel Number Register format ................................................................................... 3-108

Figure 3-56 PLE Control Register format ................................................................................................... 3-110

Figure 3-57 PLE Internal Start Address Register bit format ....................................................................... 3-112

Figure 3-58 PLE Internal End Address Register format ............................................................................. 3-113

Figure 3-59 PLE Channel Status Register format ...................................................................................... 3-114

Figure 3-60 PLE Context ID Register format .............................................................................................. 3-116

Figure 3-61 Secure or Nonsecure Vector Base Address Register format .................................................. 3-117

Figure 3-62 Monitor Vector Base Address Register format ........................................................................ 3-118

Figure 3-63 Interrupt Status Register format .............................................................................................. 3-119

Figure 3-64 FCSE PID Register format ...................................................................................................... 3-121

Figure 3-65 Address mapping with the FCSE PID Register ....................................................................... 3-122

Figure 3-66 Context ID Register format ..................................................................................................... 3-122

Figure 3-67 Instruction and Data side Data 0 Registers format ................................................................. 3-125

Figure 3-68 Instruction and Data side Data 1 Registers format ................................................................. 3-125

Figure 3-69 L1 TLB CAM read operation format ........................................................................................ 3-129

Figure 3-70 L1 TLB CAM write operation format ........................................................................................ 3-129

Figure 3-71 L1 HVAB array read operation format ..................................................................................... 3-131

Figure 3-72 L1 HVAB array write operation format .................................................................................... 3-131

Figure 3-73 L1 tag array read operation format ......................................................................................... 3-132

Figure 3-74 L1 tag array write operation format ......................................................................................... 3-132

Figure 3-75 L1 data array read operation format ....................................................................................... 3-133

Figure 3-76 L1 data array write operation format ....................................................................................... 3-133

List of Figures

ID060510 Non-Confidential

Figure 3-77 BTB array read operation format ............................................................................................ 3-134

Figure 3-78 BTB array write operation format ............................................................................................ 3-135

Figure 3-79 GHB array read operation format ............................................................................................ 3-135

Figure 3-80 GHB array write operation format ........................................................................................... 3-136

Figure 3-81 L2 Data 0 Register format ....................................................................................................... 3-137

Figure 3-82 L2 Data 1 Register format ....................................................................................................... 3-137

Figure 3-83 L2 Data 2 Register format ....................................................................................................... 3-137

Figure 3-84 L2 parity/ECC array read operation format ............................................................................. 3-139

Figure 3-85 L2 parity/ECC array write operation format ............................................................................. 3-139

Figure 3-86 L2 tag array read operation format ......................................................................................... 3-140

Figure 3-87 L2 tag array write operation format ......................................................................................... 3-140

Figure 3-88 L2 data RAM array read operation format .............................................................................. 3-141

Figure 3-89 L2 data RAM array write operation format .............................................................................. 3-141

Figure 6-1 16MB supersection descriptor format ......................................................................................... 6-4

Figure 8-1 L2 cache bank structure .............................................................................................................. 8-3

Figure 10-1 CLK-to-ACLK ratio of 4:1 .......................................................................................................... 10-2

Figure 10-2 Changing the CLK-to-ACLK ratio from 4:1 to 1:1 ...................................................................... 10-3

Figure 10-3 Changing the PCLK-to-internal-PCLK ratio from 4:1 to 1:1 ...................................................... 10-3

Figure 10-4 Changing the ATCLK-to-internal-ATCLK ratio from 4:1 to 1:1 .................................................. 10-3

Figure 10-5 Power-on reset timing ............................................................................................................... 10-5

Figure 10-6 Soft reset timing ........................................................................................................................ 10-6

Figure 10-7 PRESETn and ATRESETn assertion ....................................................................................... 10-6

Figure 10-8 STANDBYWFI deassertion ....................................................................................................... 10-9

Figure 10-9 CLKSTOPREQ and CLKSTOPACK ......................................................................................... 10-9

Figure 10-10 Power domains ....................................................................................................................... 10-12

Figure 10-11 Voltage domains ..................................................................................................................... 10-14

Figure 10-12 Retention power domains ....................................................................................................... 10-21

Figure 11-1 L1 MBIST Instruction Register bit assignments ........................................................................ 11-3

Figure 11-2 L2 MBIST Instruction Register bit assignments .......................................................................

. 11-6

Figure 11-3 L1 and L2 MBIST GO-NOGO Instruction Registers bit assignments ..................................... 11-10

Figure 11-4 L1 MBIST GO-NOGO Instruction Register example with two patterns ................................... 11-11

Figure 11-5 L1 MBIST Datalog Register bit assignments .......................................................................... 11-11

Figure 11-6 L2 MBIST Datalog Register bit assignments .......................................................................... 11-12

Figure 11-7 Timing of MBIST instruction load ............................................................................................ 11-15

Figure 11-8 Timing of MBIST custom GO-NOGO instruction load ............................................................. 11-16

Figure 11-9 Timing of MBIST at-speed execution ...................................................................................... 11-16

Figure 11-10 Timing of MBIST end-of-test datalog retrieval ........................................................................ 11-17

Figure 11-11 Timing of MBIST start of bitmap datalog retrieval ................................................................... 11-17

Figure 11-12 Timing of MBIST end of bitmap datalog retrieval .................................................................... 11-18

Figure 11-13 Physical array after pass 1 of CKBD ....................................................................................... 11-20

Figure 11-14 Physical array after pass 1 of COLBAR .................................................................................. 11-21

Figure 11-15 Physical array after pass 1 of ROWBAR ................................................................................ 11-21

Figure 11-16 Row 1 column 2 state during pass 2 of RWXMARCH ............................................................ 11-22

Figure 11-17 Row 1 column 2 state during pass 2 of RWYMARCH ............................................................ 11-22

Figure 11-18 Row 1 column 2 state during pass 2 of RWRXMARCH .......................................................... 11-23

Figure 11-19 Row 1 column 2 state during pass 2 of RWRYMARCH .......................................................... 11-23

Figure 11-20 Row 1 column 2 state during pass 2 of XMARCHC ................................................................ 11-24

Figure 11-21 Row 1 column 2 state during pass 2 of YMARCHC ................................................................ 11-24

Figure 11-22 XADDRBAR array accessing and data ................................................................................... 11-25

Figure 11-23 YADDRBAR array accessing and data ................................................................................... 11-25

Figure 11-24 WRITEBANG .......................................................................................................................... 11-26

Figure 11-25 READBANG ............................................................................................................................ 11-26

Figure 11-26 Input wrapper boundary register cell control logic .................................................................. 11-28

Figure 11-27 Output wrapper boundary register cell control logic ................................................................ 11-29

Figure 11-28 IEEE 1500-compliant input wrapper boundary register cell .................................................... 11-29

Figure 11-29 Reset handling ........................................................................................................................ 11-30

Figure 11-30 Safe shift RAM signal ..............................................................................................

................ 11-30

Figure 12-1 Typical debug system ............................................................................................................... 12-2

Figure 12-2 Debug ID Register format ....................................................................................................... 12-13

Figure 12-3 Debug ROM Address Register format .................................................................................... 12-14

List of Figures

ID060510 Non-Confidential

Figure 12-4 Debug Self Address Offset Register format ............................................................................ 12-15

Figure 12-5 Debug Status and Control Register format ............................................................................. 12-16

Figure 12-6 DTR Register format ............................................................................................................... 12-21

Figure 12-7 Vector Catch Register format .................................................................................................. 12-22

Figure 12-8 Event Catch Register format ................................................................................................... 12-24

Figure 12-9 Debug State Cache Control Register format .......................................................................... 12-25

Figure 12-10 ITR format ............................................................................................................................... 12-25

Figure 12-11 Debug Run Control Register format ........................................................................................ 12-26

Figure 12-12 Breakpoint Control Registers format ....................................................................................... 12-27

Figure 12-13 Watchpoint Control Registers format ...................................................................................... 12-31

Figure 12-14 OS Lock Access Register format ............................................................................................ 12-33

Figure 12-15 OS Lock Status Register format ............................................................................................. 12-34

Figure 12-16 OS Save and Restore Register format ................................................................................... 12-34

Figure 12-17 PRCR format ........................................................................................................................... 12-36

Figure 12-18 PRSR format ........................................................................................................................... 12-37

Figure 12-19 Integration Internal Output Control Register format ................................................................ 12-40

Figure 12-20 Integration External Output Control Register format ............................................................... 12-41

Figure 12-21 Integration Input Status Register format ................................................................................. 12-42

Figure 12-22 Integration Mode Control Register format ............................................................................... 12-43

Figure 12-23 Claim Tag Set Register format ................................................................................................ 12-44

Figure 12-24 Claim Tag Clear Register format ............................................................................................ 12-44

Figure 12-25 Lock Access Register format .................................................................................................. 12-45

Figure 12-26 Lock Status Register format .................................................................................................... 12-45

Figure 12-27 Authentication Status Register format .................................................................................... 12-46

Figure 12-28 Device Type Register format .................................................................................................. 12-47

Figure 12-29 Timing of core power-down and power-up sequences ........................................................... 12-66

Figure 13-1 NEON and VFP register bank ................................................................................................... 13-3

Figure 13-2 Register banks .......................................................................................................................... 13-6

Figure 13-3 Floating-Point System ID Register format ............................................................................... 13-11

Figure 13-4 Floating-Point Status and Control Register format ................................................................. 13-12

Figure 13-5 Floating-Point Exception Register format ............................................................................... 13-14

Figure 13-6 MVFR0 Register format .......................................................................................................... 13-14

Figure 13-7 MVFR1 Register format .......................................................................................................... 13-15

Figure 14-1 Example CoreSight debug environment ................................................................................... 14-4

Figure 14-2 ID Register format ..................................................................................................

................... 14-7

Figure 14-3 Configuration Code Register format ......................................................................................... 14-8

Figure 14-4 Configuration Code Extension Register format ......................................................................... 14-9

Figure 14-5 Mapping between the Component ID Registers and the component ID value ....................... 14-11

Figure 14-6 ITMISCOUT Register format ................................................................................................... 14-12

Figure 14-7 ITMISCIN Register format ....................................................................................................... 14-13

Figure 14-8 ITTRIGGER Register format ................................................................................................... 14-13

Figure 14-9 ITATBDATA0 Register format ................................................................................................. 14-14

Figure 14-10 ITATBCTR2 Register format ................................................................................................... 14-14

Figure 14-11 ITATBCTR1 Register format ................................................................................................... 14-15

Figure 14-12 ITATBCTR0 Register format ................................................................................................... 14-15

Figure 15-1 Debug system components ...................................................................................................... 15-2

Figure 15-2 Cross Trigger Interface channels .............................................................................................. 15-3

Figure 15-3 Asynchronous to synchronous converter .................................................................................. 15-7

Figure 15-4 CTI Control Register format .................................................................................................... 15-11

Figure 15-5 CTI Interrupt Acknowledge Register format ............................................................................ 15-11

Figure 15-6 CTI Application Trigger Set Register format ........................................................................... 15-12

Figure 15-7 CTI Application Trigger Clear Register format ........................................................................ 15-13

Figure 15-8 CTI Application Pulse Register format .................................................................................... 15-13

Figure 15-9 CTI Trigger to Channel Enable Registers format .................................................................... 15-14

Figure 15-10 CTI Channel to Trigger Enable Registers format .................................................................... 15-14

Figure 15-11 CTI Trigger In Status Register format ..................................................................................... 15-15

Figure 15-12 CTI Trigger Out Status Register format .................................................................................. 15-15

Figure 15-13 CTI Channel In Status Register format ..............................................................................

..... 15-16

Figure 15-14 CTI Channel Gate Register format ......................................................................................... 15-17

Figure 15-15 ASIC Control Register format ................................................................................................. 15-17

剩余579页未读，继续阅读

superchengmin

粉丝: 18
资源: 9

ARM Cortex-A8 技术参考手册-英文原版

ARM cortex-A8参考手册

cortex-a8数据手册

cortex_a8芯片手册

Cortex-A8技术手册：ARMv8架构详解

S5PV210 datasheet Cortex-A8 数据手册

cortex-m3.rar_Cortex_Cortex-A8_Cortex-M3_M3_cortex m3

ARM Cortex-A8技术参考手册

ARM Cortex-A8 技术参考手册全文解析

Cortex-A8 技术参考手册 r3p2：ARM 架构解析

ARM Cortex-A8 技术参考手册：内核管理与内存架构解析

最新资源