![](https://csdnimg.cn/release/download_crawler_static/87213078/bg7.jpg)
6.6 Insulation Specifications
PARAMETER TEST CONDITIONS
VALUE
UNIT
DW-16
CLR External clearance
(1)
Shortest terminal-to-terminal distance through air >8 mm
CPG External creepage
(1)
Shortest terminal-to-terminal distance across the
package surface
>8 mm
DTI Distance through the insulation Minimum internal gap (internal clearance) >17 um
CTI Comparative tracking index DIN EN 60112 (VDE 0303-11); IEC 60112 >600 V
Material group According to IEC 60664-1 I
Overvoltage category per IEC 60664-1
Rated mains voltage ≤ 600 V
RMS
I-IV
Rated mains voltage ≤ 1000 V
RMS
I-III
DIN VDE V 0884-11:2017-01
(2)
V
IORM
Maximum repetitive peak isolation voltage AC voltage (bipolar) 2121 V
PK
V
IOWM
Maximum working isolation voltage
AC voltage; Time dependent dielectric breakdown
(TDDB) Test;
See Figure 9-4
1500 V
RMS
DC voltage 2121 V
DC
V
IOTM
Maximum transient isolation voltage
V
TEST
= V
IOTM
,
t = 60 s (qualification);
V
TEST
= 1.2 x V
IOTM
,
t= 1 s (100% production)
7071 V
PK
V
IOSM
Maximum surge isolation voltage
(3)
Test method per IEC 62368-1, 1.2/50 µs waveform,
V
TEST
= 1.6 x V
IOSM
= 10,000 V
PK
(qualification)
6250 V
PK
q
pd
Apparent charge
(4)
Method a, After Input-output safety test subgroup 2/3,
V
ini
= V
IOTM
, t
ini
= 60 s;
V
pd(m)
= 1.2 x V
IORM
, t
m
= 10 s
≤5
pC
Method a, After environmental tests subgroup 1,
V
ini
= V
IOTM
, t
ini
= 60 s;
V
pd(m)
= 1.6 x V
IORM
, t
m
= 10 s
≤5
Method b1; At routine test (100% production) and
preconditioning (type test)
V
ini
= 1.2 x V
IOTM
, t
ini
= 1 s;
V
pd(m)
= 1.875 x V
IORM
, t
m
= 1 s
≤5
C
IO
Barrier capacitance, input to output
(5)
V
IO
= 0.4 x sin (2πft), f = 1 MHz ~1 pF
R
IO
Isolation resistance
(5)
V
IO
= 500 V, T
A
= 25°C >10
12
ΩV
IO
= 500 V, 100°C ≤ T
A
≤ 125°C >10
11
V
IO
= 500 V at T
S
= 150°C >10
9
Pollution degree 2
Climatic category 40/125/21
UL 1577
V
ISO
Maximum withstanding isolation voltage
V
TEST
= V
ISO
, t = 60 s (qualification),
V
TEST
= 1.2 x V
ISO
, t = 1 s (100% production)
5000 V
RMS
(1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application.
Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of
the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become
equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed-circuit board are used to help increase these
specifications.
(2) This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured
by means of suitable protective circuits.
(3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
(4) Apparent charge is electrical discharge caused by a partial discharge (pd).
(5) All pins on each side of the barrier tied together creating a two-terminal device.
www.ti.com
ISO6763-Q1
SLLSFK2 – AUGUST 2021
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
7
Product Folder Links: ISO6763-Q1