6.6 Insulation Specifications
over operating ambient temperature range (unless otherwise noted)
PARAMETER TEST CONDITIONS VALUE UNIT
GENERAL
CLR External clearance
(1)
Shortest pin-to-pin distance through air ≥ 4 mm
CPG External creepage
(1)
Shortest pin-to-pin distance across the package surface ≥ 4 mm
DTI Distance through insulation Minimum internal gap (internal clearance) of the insulation ≥ 15.4 µm
CTI Comparative tracking index DIN EN 60112 (VDE 0303-11); IEC 60112 ≥ 400 V
Material group According to IEC 60664-1 II
Overvoltage category
per IEC 60664-1
Rated mains voltage ≤ 150 V
RMS
I-IV
Rated mains voltage ≤ 300 V
RMS
I-III
DIN EN IEC 60747-17 (VDE 0884-17)
(2)
V
IORM
Maximum repetitive peak
isolation voltage
At AC voltage 790 V
PK
V
IOWM
Maximum-rated isolation
working voltage
At AC voltage (sine wave) 560 V
RMS
At DC voltage 790 V
DC
V
IOTM
Maximum transient
isolation voltage
V
TEST
= V
IOTM
, t = 60 s (qualification test) 4250
V
PK
V
TEST
= 1.2 × V
IOTM
, t = 1 s (100% production test) 5100
V
IMP
Maximum impulse voltage
(3)
Tested in air, 1.2/50-µs waveform per IEC 62368-1 5000 V
PK
V
IOSM
Maximum surge
isolation voltage
(4)
Tested in oil (qualification test),
1.2/50-µs waveform per IEC 62368-1
6500 V
PK
q
pd
Apparent charge
(5)
Method a, after input/output safety test subgroups 2 and 3,
V
ini
= V
IOTM
, t
ini
= 60 s, V
pd(m)
= 1.2 × V
IORM
, t
m
= 10 s
≤ 5
pC
Method a, after environmental tests subgroup 1,
V
ini
= V
IOTM
, t
ini
= 60 s, V
pd(m)
= 1.3 × V
IORM
, t
m
= 10 s
≤ 5
Method b2, at routine test (100% production),
V
ini
= V
IOTM
= V
pd(m)
; t
ini
= t
m
= 1 s
≤ 5
C
IO
Barrier capacitance,
input to output
(6)
V
IO
= 0.5 V
PP
at 1 MHz ~1 pF
R
IO
Insulation resistance,
input to output
(6)
V
IO
= 500 V at T
A
= 25°C > 10
12
ΩV
IO
= 500 V at 100°C ≤ T
A
≤ 125°C > 10
11
V
IO
= 500 V at T
S
= 150°C > 10
9
Pollution degree 2
Climatic category 55/125/21
UL1577
V
ISO
Withstand isolation voltage
V
TEST
= V
ISO
= 3000 V
RMS
or 4250 V
DC
, t = 60 s (qualification),
V
TEST
= 1.2 × V
ISO
= 3600 V
RMS
, t = 1 s (100% production test)
3000 V
RMS
(1) Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Care must be
taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the
printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques
such as inserting grooves, ribs, or both on a PCB are used to help increase these specifications.
(2) This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured
by means of suitable protective circuits.
(3) Testing is carried out in air to determine the surge immunity of the package.
(4) Testing is carried out in oil to determine the intrinsic surge immunity of the isolation barrier.
(5) Apparent charge is electrical discharge caused by a partial discharge (pd).
(6) All pins on each side of the barrier are tied together, creating a two-pin device.
www.ti.com
AMC22C12-Q1
SBASAJ9 – JUNE 2022
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
7
Product Folder Links: AMC22C12-Q1
