![](https://csdnimg.cn/release/download_crawler_static/88986591/bg14.jpg)
3306 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 58, NO. 12, DECEMBER 2023
[17] M. Hassan, L. E. Larson, V. W. Leung, and P. M. Asbeck, “A combined
series-parallel hybrid envelope amplifier for envelope tracking mobile
terminal RF power amplifier applications,” IEEE J. Solid-State Circuits,
vol. 47, no. 5, pp. 1185–1198, May 2012.
[18] P. Madoglio et al., “A 20 dBm 2.4 GHz digital outphasing transmitter for
WLAN application in 32 nm CMOS,” in IEEE Int. Solid-State Circuits
Conf. (ISSCC) Dig. Tech. Papers, San Francisco, CA, USA, Feb. 2012,
pp. 168–170, doi: 10.1109/ISSCC.2012.6176962.
[19] H. Xu, Y. Palaskas, A. Ravi, M. Sajadieh, M. A. El-Tanani, and
K. Soumyanath, “A flip-chip-packaged 25.3 dBm Class-D outphasing
power amplifier in 32 nm CMOS for WLAN application,” IEEE
J. Solid-State Circuits, vol. 46, no. 7, pp. 1596–1605, Jul. 2011, doi:
10.1109/JSSC.2011.2143930.
[20] W. Tai et al., “A transformer-combined 31.5 dBm outphasing power
amplifier in 45 nm LP CMOS with dynamic power control for back-off
power efficiency enhancement,” IEEE J. Solid-State Circuits, vol. 47,
no. 7, pp. 1646–1658, Jul. 2012.
[21] W. H. Doherty, “A new high efficiency power amplifier for modulated
waves,” Proc. Inst. Radio Eng., vol. 24, no. 9, pp. 1163–1182, Sep. 1936.
[22] D. Jung, S. Li, J.-S. Park, T.-Y. Huang, H. Zhao, and H. Wang,
“A CMOS 1.2-V hybrid current- and voltage-mode three-way digi-
tal Doherty PA with built-in phase nonlinearity compensation,” IEEE
J. Solid-State Circuits, vol. 55, no. 3, pp. 525–535, Mar. 2020, doi:
10.1109/JSSC.2019.2953832.
[23] S. Hu, S. Kousai, J. S. Park, O. L. Chlieh, and H. Wang,
“A +27.3 dBm transformer-based digital Doherty polar power ampli-
fier fully integrated in bulk CMOS,” in Proc. IEEE Radio Freq.
Integr. Circuits Symp., Tampa, FL, USA, Jun. 2014, pp. 235–238, doi:
10.1109/RFIC.2014.6851707.
[24] V. Vorapipat, C. Levy, and P. Asbeck, “2.8 A Class-G voltage-mode
Doherty power amplifier,” in IEEE Int. Solid-State Circuits Conf.
(ISSCC) Dig. Tech. Papers, San Francisco, CA, USA, Feb. 2017,
pp. 46–47, doi: 10.1109/ISSCC.2017.7870253.
[25] V. Vorapipat, C. S. Levy, and P. M. Asbeck, “Voltage mode Doherty
power amplifier,” IEEE J. Solid-State Circuits, vol. 52, no. 5,
pp. 1295–1304, May 2017, doi: 10.1109/JSSC.2017.2647954.
[26] L. Xiong, T. Li, Y. Yin, H. Min, N. Yan, and H. Xu, “4.2 A broadband
switched-transformer digital power amplifier for deep back-off efficiency
enhancement,” in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig.
Tech. Papers, San Francisco, CA, USA, Feb. 2019, pp. 76–78, doi:
10.1109/ISSCC.2019.8662330.
[27] A. Zhang and M. S. Chen, “4.1 a watt-level phase-interleaved multi-
subharmonic switching digital power amplifier achieving 31.4% average
drain efficiency,” in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig.
Tech. Papers, Feb. 2019, pp. 74–76, doi: 10.1109/ISSCC.2019.8662511.
[28] S.-W. Yoo, S.-C. Hung, and S.-M. Yoo, “24.4 A watt-level multimode
multi-efficiency-peak digital polar power amplifier with linear single-
supply Class-G technique,” in IEEE Int. Solid-State Circuits Conf.
(ISSCC) Dig. Tech. Papers, San Francisco, CA, USA, Feb. 2020,
pp. 368–370, doi: 10.1109/ISSCC19947.2020.9063069.
[29] S.-W. Yoo, S.-C. Hung, and S.-M. Yoo, “A watt-level quadrature Class-G
switched-capacitor power amplifier with linearization techniques,” IEEE
J. Solid-State Circuits, vol. 54, no. 5, pp. 1274–1287, May 2019.
[30] B. Yang, H. J. Qian, T. Wang, and X. Luo, “A CMOS wideband watt-
level 4096-QAM digital power amplifier using reconfigurable power-
combining transformer,” IEEE J. Solid-State Circuits, vol. 58, no. 2,
pp. 357–370, Feb. 2023, doi: 10.1109/JSSC.2022.3191975.
[31] Y. Yin et al., “A compact transformer-combined polar/quadrature recon-
figurable digital power amplifier in 28-nm logic LP CMOS,” IEEE
J. Solid-State Circuits, vol. 54, no. 3, pp. 709–719, Mar. 2019, doi:
10.1109/JSSC.2018.2878831.
[32] B. Yang, H. J. Qian, and X. Luo, “26.5 A watt-level quadra-
ture switched/floated-capacitor power amplifier with back-off effi-
ciency enhancement in complex domain using reconfigurable self-
coupling canceling transformer,” in IEEE Int. Solid-State Circuits
Conf. (ISSCC) Dig. Tech. Papers, Feb. 2021, pp. 362–364, doi:
10.1109/ISSCC42613.2021.9366029.
[33] S.-M. Yoo, J. S. Walling, E. C. Woo, B. Jann, and D. J. Allstot,
“A switched-capacitor RF power amplifier,” IEEE J. Solid-
State Circuits, vol. 46, no. 12, pp. 2977–2987, Dec. 2011, doi:
10.1109/JSSC.2011.2163469.
[34] Y. Li et al., “A 15-bit quadrature digital power amplifier with
transformer-based complex-domain efficiency enhancement,” IEEE
J. Solid-State Circuits, vol. 57, no. 6, pp. 1610–1622, Jun. 2022, doi:
10.1109/JSSC.2021.3128363.
[35] J. Li et al., “A 4.1 W quadrature Doherty digital power amplifier with
33.6% peak PAE in 28 nm bulk CMOS,” in IEEE Int. Solid-State Circuits
Conf. (ISSCC) Dig. Tech. Papers, San Francisco, CA, USA, Feb. 2023,
pp. 1–3, doi: 10.1109/ISSCC42615.2023.10067809.
Jiaxiang Li (Graduate Student Member, IEEE)
received the B.S. degree from Tianjin University,
Tianjin, China, in 2020. He is currently pursuing the
Ph.D. degree with the School of Microelectronics,
Fudan University, Shanghai, China.
His current research interests focus on CMOS
digital amplifiers with high linearity, efficiency, and
output power.
Yun Yin (Member, IEEE) received the B.S. degree
in microelectromechanical systems and the Ph.D.
degree in microelectronics from Tsinghua Univer-
sity, Beijing, China, in 2010 and 2015, respectively.
In 2015, she joined the School of Microelectronics,
Fudan University, Shanghai, China, where she is cur-
rently an Associate Professor. Her research interests
focus on analog/RF integrated circuit design, includ-
ing multimode multiband software-defined radio
(SDR) transceiver, CMOS analog power amplifier
(PA) and all-digital transmitter for cellular, Wi-Fi,
and low-power Internet-of-Things (IoT) applications.
Dr. Yin is currently a Technical Program Committee Member of the
IEEE International Solid-State Circuits Conference (ISSCC) and the IEEE
Asian Solid State Circuit Conference (A-SSCC). She also serves as a Guest
Editor for IEEE TRANSACTIONS ON CIRCUITS AND SYSTEM—II: EXPRESS
BRIEFS.
Hang Chen was born in Fuzhou, Fujian, China.
He received the B.S. degree in electronic and infor-
mation engineering from the Taiyuan University of
Technology, Taiyuan, China, in 2016. He is currently
pursuing the Ph.D. degree with the South China
University of Technology, Guangzhou, China.
His current research interests include broadband
high-efficiency power amplifier theory and design
techniques.
Jie Lin received the B.S. degree in integrated circuit
design and integrated systems from Xidian Univer-
sity, Xi’an, China, in 2019, and the M.E. degree
in IC engineering from Fudan University, Shanghai,
China, in 2023.
His research interests focus on transceiver and
control logic design.
Yicheng Li (Graduate Student Member, IEEE)
received the B.S. degree from Sun Yat-sen Univer-
sity, Guangzhou, China, in 2019. He is currently
pursuing the Ph.D. degree with Fudan University,
Shanghai, China.
His research interests focus on high-efficiency
CMOS digital transmitters and power amplifiers.