verilog 双向开关
时间: 2023-09-06 15:14:07 浏览: 123
Verilog语言提供了两种双向开关:无条件双向开关(tran)和有条件双向开关(tranif0、tranif1)。无条件双向开关的实例化语言格式是:tran 实例名(inout1,inout2);有条件双向开关的实例化语言格式是:tranif0或tranif1 实例名(inout1,inout2, control)。双向开关的每个脚都被声明为inout类型,可以作为输入驱动另一脚,也可以作为输出被另一脚驱动。这些双向开关可以用于模拟实际具有双向驱动能力的门级开关。\[2\]
#### 引用[.reference_title]
- *1* [systemverilog中门类型-2-双向通过开关bidirectional pass switches](https://blog.csdn.net/Michael177/article/details/121090896)[target="_blank" data-report-click={"spm":"1018.2226.3001.9630","extra":{"utm_source":"vip_chatgpt_common_search_pc_result","utm_medium":"distribute.pc_search_result.none-task-cask-2~all~insert_cask~default-1-null.142^v91^insert_down28v1,239^v3^insert_chatgpt"}} ] [.reference_item]
- *2* [Verilog学习笔记(2):Verilog程序设计语句和描述方式](https://blog.csdn.net/KIDS333/article/details/126907174)[target="_blank" data-report-click={"spm":"1018.2226.3001.9630","extra":{"utm_source":"vip_chatgpt_common_search_pc_result","utm_medium":"distribute.pc_search_result.none-task-cask-2~all~insert_cask~default-1-null.142^v91^insert_down28v1,239^v3^insert_chatgpt"}} ] [.reference_item]
- *3* [三、5【Verilog HDL】基础知识之开关级建模](https://blog.csdn.net/ARM_qiao/article/details/124220910)[target="_blank" data-report-click={"spm":"1018.2226.3001.9630","extra":{"utm_source":"vip_chatgpt_common_search_pc_result","utm_medium":"distribute.pc_search_result.none-task-cask-2~all~insert_cask~default-1-null.142^v91^insert_down28v1,239^v3^insert_chatgpt"}} ] [.reference_item]
[ .reference_list ]